8N4Q001KG-0013CDI8 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001KG-0013CDI8

8N4Q001KG-0013CDI8: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N4Q001KG-0013CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001KG-0013CDI8	-	-	View	Buy Now

8N4Q001KG-0013CDI8 Overview

IC osc clock QD freq 10clcc

8N4Q001KG-0013CDI8 Parametric

Parameter Name	Attribute value
Datasheets
IDT8N4Q001 Rev G
FemtoClock®
NG Ordering Guide
Standard Package	1,000
Category	Integrated Circuits (ICs)
Family	Clock/Timing - Programmable Timers and Oscillators
Packaging	Tape & Reel (TR)
Type	Clock Oscill
Cou	-
Frequency	622.08MHz, 672.1627MHz, 696.4217MHz, 715.5389MHz
Voltage - Supply	3.135 V ~ 3.465 V
Current - Supply	160mA
Operating Temperature	-40°C ~ 85°C
Package / Case	10-CLCC
Supplier Device Package	10-CLCC (7x5)
Mounting Type	Surface Mou
Other Names	IDT8N4Q001KG-0013CDI8IDT8N4Q001KG-0013CDI8-ND

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Simulating bird call circuit schematic diagram

Internal block diagram of ADP3000 integrated circuit

Powerful power amplifier 02

AC welding machine power saving controller circuit diagram

Programmable function generator circuit

High-power switching—an important task of transistors

The 2020-2021 ON Semiconductor and Avnet IoT Innovation Design Competition awards have been announced!: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Innovation Design Competition【Written in front】 Thanks to all the netizens who participated in the ON Semiconductor and Avnet IoT Innovat...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA IP Core: If you need FPGA IP core, please add QQ604603258....; syj71404 FPGA/CPLD

How to implement this email sending program? How to write program analysis? Please help me answer: ...; 盐星星 Embedded System

IR2110 drives single-phase full-bridge inverter output waveform problem: Now my inverter output waveform has a lot of oscillations and a large overshoot.What is the reason for this?...; 海明沧月 Power technology

Regarding the study of uc/os, please come in: What compiler did you use when you were learning uc/os? ? Is it Borland C/C++? ? ? What is the latest version now? Thank you, :kiss:...; melon_1 Real-time operating system RTOS

Bode Plotter usage diagram in multisim: ...; bqgup Creative Market

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components