Freescale Semiconductor
MPC8540PB
Rev. 0.1, 1/2005
MPC8540 PowerQUICC III™ Integrated Host
Processor Product Brief
The MPC8540 integrates a PowerPC™ processor core with system logic required for networking, storage, and
general-purpose embedded applications. The MPC8540 is a member of a growing family of products that combine
system-level support for industry standard interfaces to processors that implement the PowerPC architecture. This
chapter provides a high-level description of the features and functionality of the MPC8540 integrated
microprocessor.
1
Introduction
The MPC8540 uses the e500 core and RapidIO interconnect technology to balance processor performance with I/O
system throughput. The e500 core implements the enhanced Book E instruction set architecture and provides
unprecedented levels of hardware and software debugging support.
In addition, the MPC8540 offers 256 Kbytes of L2 cache, 2 integrated 10/100/1Gb three-speed Ethernet controllers
(TSECs), a 10/100 maintenance port, a DDR SDRAM memory controller, a 64-bit PCI/PCI-X controller, an 8-bit
RapidIO port, a programmable interrupt controller, an I
2
C controller, a 4-channel DMA controller, a
general-purpose I/O port, and 2 universal asynchronous receiver/transmitters (DUART). The high level of
integration in the MPC8540 simplifies board design and offers significant bandwidth and performance.
2
MPC8540 Overview
The following section provides a high-level overview of the features of the MPC8540.
© Freescale Semiconductor, Inc., 2004. All rights reserved.
MPC8540 Overview
Figure 1
shows the major functional units in the MPC8540.
256-Kbyte
L2 Cache/
SRAM
e500
Coherency
Module
DDR
SDRAM
ROM,
SDRAM,
GPIO
IRQs
DDR Memory Controller
e500 Core
32-Kbyte L1
Instruction
Cache
32-Kbyte
L1 Data
Cache
Local Bus Controller
Programmable Interrupt
Controller
Core Complex
Bus
MII
10/100 Fast
Ethernet Controller
OCeaN
Switch
Fabric
RapidIO Interface
PCI/PCI-X Bus
Interface
4-Channel DMA
Controller
TSEC
RapidIO-8
16 Gb/s
PCI-X 64b
133 MHz
Serial
DUART
10/100/1Gb
MII, GMII,TBI,
RTBI, RGMII
I
2
C
I
2
C
Interface
TSEC
10/100/1Gb
MII, GMII,TBI,
RTBI, RGMII
Figure 1. MPC8540 Block Diagram
2.1 Key Features
The following is an overview of the MPC8540 feature set.
•
High-performance, 32-bit Book E–enhanced core that implements the PowerPC architecture
— 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can be locked
entirely or on a per-line basis, with separate locking for instructions and data.
— Signal-processing engine (SPE) auxiliary processing unit (APU) provides an extensive instruction set
for vector (64-bit) integer, single-precision floating-point, and fractional operations. These instructions
use both the upper and lower words of the 64-bit GPRs as they are defined by the SPE APU.
— The single-precision floating-point (SPFP) APU provides an instruction set for single-precision (32-bit)
floating-point instructions.
— Memory management unit (MMU) especially designed for embedded applications
— Enhanced hardware and software debug support
— Performance monitor facility (similar to but different from the MPC8540 performance monitor
described in the
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual.)
The e500 defines features that are not implemented on the MPC8540. It also generally defines some features
that the MPC8540 implements more specifically. An understanding of these differences can be critical to
ensure proper operation. These differences are summarized in Section 5.14, “MPC8540 Implementation
Details,” in the reference manual.
MPC8540 PowerQUICC III™ Integrated Host Processor Product Brief, Rev. 0.1
2
Freescale Semiconductor
MPC8540 Overview
•
•
•
Section 3.1, “e500 Core Overview,” in the reference manual includes a comprehensive list of e500 core
features.
256-Kbyte L2 cache/SRAM
— Can be configured as follows:
– Full cache mode (256-Kbyte cache)
– Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block or two
128-Kbyte blocks)
– Half SRAM and half cache mode (128-Kbyte cache and 128-Kbyte memory-mapped SRAM)
— Full error checking and correction (ECC) support on 64-bit boundary in both cache and SRAM modes
— Cache mode supports instruction caching, data caching, or both
— External masters can force data to be allocated into the cache through programmed memory ranges or
special transaction types (stashing).
— Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)
— Supports locking the entire cache or selected lines. Individual line locks are set and cleared through
Book E instructions or by externally mastered transactions.
— Global locking and flash clearing done through writes to L2 configuration registers
— Instruction and data locks can be flash cleared separately
— Read and write buffering for internal bus accesses
— SRAM features include the following:
– I/O devices access SRAM regions by marking transactions as snoopable (global).
– Regions can reside at any aligned location in the memory map.
– Byte-accessible ECC is protected using read-modify-write transactions accesses for smaller than
cache-line accesses
Address translation and mapping unit (ATMU)
— Eight local access windows define mapping within local 32-bit address space
— Inbound and outbound ATMUs map to larger external address spaces
– Three inbound windows plus a configuration window on PCI/PCI-X
– Four inbound windows plus a default and configuration window on RapidIO
– Four outbound windows plus default translation for PCI
– Eight outbound windows plus default translation for RapidIO
DDR memory controller
— Programmable timing supporting DDR-1 SDRAM
— 64-bit data interface, up to 333-MHz data rate
— Four banks of memory supported, each up to 1 Gbyte
— DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
— Full ECC support
— Page mode support (up to 16 simultaneous open pages)
— Contiguous or discontiguous memory mapping
— Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
— Sleep mode support for self-refresh SDRAM
MPC8540 PowerQUICC III™ Integrated Host Processor Product Brief, Rev. 0.1
Freescale Semiconductor
3
MPC8540 Overview
•
•
— Supports auto refreshing
— On-the-fly power management using CKE signal
— Registered DIMM support
— Fast memory access through JTAG port
— 2.5-V SSTL2 compatible I/O
RapidIO interface unit
— 8-bit RapidIO I/O and messaging protocols
— Source-synchronous double data rate (DDR) interfaces
— Supports small type systems (small domain, 8-bit device ID)
— Supports four priority levels (ordering within a level)
— Reordering across priority levels
— Maximum data payload of 256 bytes per packet
— Packet pacing support at the physical layer
— CRC protection for packets
— Supports atomic operations increment, decrement, set, and clear
— LVDS signaling
RapidIO–compliant message unit
— One inbound data message structure (inbox)
— One outbound data message structure (outbox)
— Supports chaining and direct modes in the outbox
— Support of up to 16 packets per message
— Support of up to 256 bytes per packet and up to 4 Kbytes of data per message
— Supports one inbound doorbell message structure
Programmable interrupt controller (PIC)
— Programming model is compliant with the OpenPIC architecture.
— Supports 16 programmable interrupt and processor task priority levels
— Supports 12 discrete external interrupts
— Supports 4 message interrupts with 32-bit messages
— Supports connection of an external interrupt controller such as the 8259 programmable interrupt
controller
— Four global high resolution timers/counters that can generate interrupts
— Supports 22 other internal interrupt sources
— Supports fully nested interrupt delivery
— Interrupts can be routed to external pin for external processing.
— Interrupts can be routed to the e500 core’s standard or critical interrupt inputs.
— Interrupt summary registers allow fast identification of interrupt source.
I
2
C controller
— Two-wire interface
— Multiple master support
— Master or slave I
2
C mode support
MPC8540 PowerQUICC III™ Integrated Host Processor Product Brief, Rev. 0.1
•
•
4
Freescale Semiconductor
MPC8540 Overview
•
•
•
•
•
— On-chip digital filtering rejects spikes on the bus
Boot sequencer
— Optionally loads configuration data from serial ROM at reset through the I
2
C interface
— Can be used to initialize configuration registers and/or memory
— Supports extended I
2
C addressing mode
— Data integrity checked with preamble signature and CRC
DUART
— Two 4-wire interfaces (SIN, SOUT, RTS, CTS)
— Programming model compatible with the original 16450 UART and the PC16550D
10/100 fast Ethernet controller (FEC)
— Operates at 10 to 100 megabits per second (Mbps) as a device debug and maintenance port
Local bus controller (LBC)
— Multiplexed 32-bit address and data operating at up to 166 MHz
— Eight chip selects support eight external slaves
— Four- and eight-beat burst transfers
— The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller.
— Three protocol engines available on a per chip select basis:
– General-purpose chip select machine (GPCM)
– Three user programmable machines (UPMs)
– Dedicated single data rate SDRAM controller
— Parity support
— Default boot ROM chip select with configurable bus width (8-,16-, or 32-bit)
Two three-speed (10/100/1Gb) Ethernet controllers (TSECs)
— Dual IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab compliant controllers
— Support for different Ethernet physical interfaces:
– 10/100/1Gb IEEE 802.3 GMII
– 10/100 Mbps IEEE 802.3 MII
– 10-Mbps IEEE 802.3 MII
– 1-Gbps IEEE 802.3z TBI
– 10/100/1Gb RGMII/RTBI
— Full- and half-duplex support
— Buffer descriptors are backward compatible with MPC8260 and MPC860T 10/100 programming
models
— 9.6-Kbyte jumbo frame support
— RMON statistics support
— 2-Kbyte internal transmit and receive FIFOs
— MII management interface for control and status
— Programmable CRC generation and checking
— Ability to force allocation of header information and buffer descriptors into L2 cache
MPC8540 PowerQUICC III™ Integrated Host Processor Product Brief, Rev. 0.1
Freescale Semiconductor
5
Embedded System
京公网安备 11010802033920号
EEWORLD
