MC68360CZP25LR2 datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> MC68360CZP25LR2

MC68360CZP25LR2: DescriptionIC mpu quicc 25mhz 357-pbga; Categorysemiconductor The embedded processor and controller; File Size572KB，14 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet Parametric View All

MC68360CZP25LR2 Overview

IC mpu quicc 25mhz 357-pbga

MC68360CZP25LR2 Parametric

Parameter Name	Attribute value
Datasheets
MC68360 Product Brief
MC68360 Fact Shee
MC68360 User Manual
Product Photos
MPC860 SERIES
Standard Package	180
Category	Integrated Circuits (ICs)
Family	Embedded - Microprocessors
Packaging	Tape & Reel (TR)
Core Process	CPU32+
Number of Cores/Bus Width	1 Core, 32-Bi
Speed	25MHz
Co-Processors/DSP	Communications
CPM
RAM Controllers	DRAM
Graphics Accelerati	N
Display & Interface Controllers	-
Etherne	10 Mbps (1)
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 85°C
Security Features	-
Package / Case	357-BGA
Supplier Device Package	357-PBGA (25x25)
Additional Interfaces	SCC, SMC, SPI

Preview

Download Datasheet

View All

Freescale Semiconductor

Order this document

by MC68360D

MC68360

Product Brief

MC68360 QUad Integrated Communication

Controller (QUICC

™

)

Freescale Semiconductor, Inc...

INTRODUCTION

The MC68360 QUad Integrated Communication Controller (QUICC

™

) is a versatile one-chip integrated

microprocessor and peripheral combination that can be used in a variety of controller applications. It

particularly excels in communications activities. The QUICC (pronounced “quick”) can be described as a

next-generation MC68302 with higher performance in all areas of device operation, increased flexibility,

major extensions in capability, and higher integration. The term "quad" comes from the fact that there are

four serial communications controllers (SCCs) on the device; however, there are actually seven serial

channels: four SCCs, two serial management controllers (SMCs), and one serial peripheral interface (SPI).

QUICC Key Features

The following list summarizes the key MC68360 QUICC features:

• CPU32+ Processor (4.5 MIPS at 25 MHz)

— 32-Bit Version of the CPU32 Core (Fully Compatible with the CPU32)

— Background Debug Mode

— Byte-Misaligned Addressing

• Up to 32-Bit Data Bus (Dynamic Bus Sizing for 8 and 16 Bits)

• Up to 32 Address Lines (At Least 28 Always Available)

• Complete Static Design (0–25-MHz Operation)

• Slave Mode To Disable CPU32+ (Allows Use with External Processors)

— Multiple QUICCs Can Share One System Bus (One Master)

— MC68040 Companion Mode Allows QUICC To Be an MC68040 Companion

For More Information On This Product,

Go to: www.freescale.com

Freescale Semiconductor, Inc.

fetch two word-length instructions in one bus cycle, filling the internal instruction queue more quickly. The

CPU32+ core can also read and write 32-bits of data in one bus cycle.

Although the CPU32+ instruction timings are improved, its instruction set is identical to that of the CPU32. It

will also execute the entire M68000 instruction set. It contains the same background debug mode (BDM)

features as the CPU32. No new compilers, assemblers, or other software support tools need be

implemented for the CPU32+; standard CPU32 tools can be used.

The CPU32+ delivers approximately 4.5 MIPS at 25 MHz, based on the standard (accepted) assumption that

a 10-MHz M68000 delivers 1 VAX MIPS. If an application requires more performance, the CPU32+ can be

disabled, allowing the rest of the QUICC to operate as an intelligent peripheral to a faster processor. The

QUICC provides a special mode called MC68040 companion mode to allow it to conveniently interface to

members of the M68040 family. This two-chip solution provides a 22-MIPS performance at 25 MHz.

The CPU32+ also offers automatic byte alignment features that are not offered on the CPU32. These

features allow 16 or 32-bit data to be read or written at an odd address. The CPU32+ automatically performs

the number of bus cycles required.

Freescale Semiconductor, Inc...

System Integration Module (SIM60)

The SIM60 integrates general-purpose features that would be useful in almost any 32-bit processor system.

The term “SIM60” is derived from the QUICC part number, MC68360. The SIM60 is an enhanced version of

the SIM40 that exists on the MC68340 and MC68330 devices.

First, new features, such as a DRAM controller and breakpoint logic, have been added. Second, the SIM40

was modified to support a 32-bit IMB as well as a 32-bit external system bus. Third, new configurations, such

as slave mode and internal accesses by an external master, are supported.

Although the QUICC is always a 32-bit device internally, it may be configured to operate with a 16-bit data

bus. Regardless of the choice of the system bus size, dynamic bus sizing is supported. Bus sizing allows 8-,

16-, and 32-bit peripherals and memory to exist in the 32-bit system bus mode and 8- and 16-bit peripherals

and memory to exist in the 16-bit system bus mode.

Communications Processor Module (CPM)

The CPM contains features that allow the QUICC to excel in communications and control applications. These

features may be divided into three sub-groups:

• Communications Processor (CP)

• Two IDMA Controllers

For More Information On This Product,

Go to: www.freescale.com

Recommended Resources

Use SGZ to make light-controlled automatic flashing lights

BTH801 module multi-channel infrared remote control circuit

Dual tone dial phone lock zero circuit

Overcurrent protection circuit diagram b

Floodlight adjustment circuit

M58480P/M58484P (TV primary audio equipment) 30-function infrared remote control transmitter circuit

Request a copy of the AGC program~~: [i=s]This post was last edited by dontium on 2015-1-23 12:49[/i ]...; xz19921230 Analogue and Mixed Signal

New firmware for the STM32F7DISC development board: Do you still remember the STM32F7DISC development board from the community activities two years ago? Today, MicroPython has upgraded its support for it and can use external SRAM. The STM32F7DISC devel...; dcexpert MicroPython Open Source section

The main parameters of the op amp: [align=left][color=#252525][size=4]1 DC Indicators [/size][/color][/align][align=left][color=#252525][size=4] Input offset voltage VIO: The input offset voltage is defined as the compensation voltage ...; fish001 Analogue and Mixed Signal

Analysis of BANK and PAGE in PIC Microcontroller: [font=宋体][size=3]Let's analyze why PIC has BANK and PAGE settings from the instruction structure of PIC microcontroller. First, let's see why PIC divides the RAM area into multiple BANKs. [/size][/fon...; 黑衣人 Microchip MCU

Timing + program running time problem: I use the following program structure to calculate the flow rate, and I find that the cumulative flow rate error is too large. The main reason is that I read the pulse number in one second, and I cann...; xefon Microcontroller MCU

WeChat applet to obtain or upload data to onenet: There may be a lot of bugs. The UI is also ugly. This is made by a novice for fun, so please don’t criticize me if you are a big shot! ! ! ! ! 1. Upload. If the id or api-key is incorrect, an error wi...; litongxue MicroPython Open Source section

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components