EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD78F0471GC-GAD-AX

Description
IC mcu 8bit 16kb flash 80lqfp
Categorysemiconductor    The embedded processor and controller   
File Size5MB,791 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance  
Download Datasheet Parametric View All

UPD78F0471GC-GAD-AX Overview

IC mcu 8bit 16kb flash 80lqfp

UPD78F0471GC-GAD-AX Parametric

Parameter NameAttribute value
Datasheets
uPD78F0471-75,81-85,91-95
Product Photos
80-LQFP
Standard Package400
CategoryIntegrated Circuits (ICs)
FamilyEmbedded - Microcontrollers
PackagingTray
Core Process78K/0
Core Size8-Bi
Speed10MHz
Connectivity3-Wire SIO, LIN, UART/USART
PeripheralsLCD, LVD, POR, PWM, WDT
Number of I/O62
Program Memory Size16KB (16K x 8)
Program Memory TypeFLASH
EEPROM Size-
RAM Size768 x 8
Voltage - Supply (Vcc/Vdd)1.8 V ~ 5.5 V
Data Converters-
Oscillator TypeInternal
Operating Temperature-40°C ~ 85°C
Package / Case80-LQFP
Supplier Device Package*
To our customers,
Old Company Name in Catalogs and Other Documents
On April 1
st
, 2010, NEC Electronics Corporation merged with Renesas Technology
Corporation, and Renesas
Electronics Corporation
took over all the business of both
companies.
Therefore, although the old company name remains in this document, it is a valid
Renesas
Electronics document. We appreciate your understanding.
Renesas Electronics website: http://www.renesas.com
April 1
st
, 2010
Renesas Electronics Corporation
Issued by:
Renesas Electronics Corporation
(http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
New DDS+PLL Clock Generator Based on FPGA
Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...
五月一 FPGA/CPLD
Looking for the delay program in open at.
I want the delay program in open at. And how is it implemented......
68872401 Embedded System
Can supercapacitors accelerate cars?
The advent of supercapacitors has made people curious about its "super" features, what exactly makes it super, and in what fields can its "super" be demonstrated. Supercapacitors play a significant ro...
BIGCAP Energy Infrastructure?
There are two questions about the frequency division circuit, as shown in the figure
There are two questions about the frequency division circuit, as shown in the figure...
QWE4562009 Analog electronics
【Altera SoC Experience Tour】+ Running a complete convolutional neural network on DE1
[i=s]This post was last edited by zhaoyongke on 2015-5-30 17:53[/i] It's been a while since I last posted. I've been debugging another Stratix V board. Enough of small talk, here's the latest progress...
zhaoyongke FPGA/CPLD
【Uncle T's Library】Freescale K60 related albums
[i=s]This post was last edited by tyw on 2017-11-13 11:58[/i] [url=https://download.eeworld.com.cn/detail/tyw/565858]K60-AD.DA.CMP.TSI Module[/url] [url=https://download.eeworld.com.cn/detail/tyw/5658...
tyw Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1438  2663  2008  2753  1498  29  54  41  56  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号