54HHSC245CSBAF datasheet, PDF - EEWORLD Datasheet

54HHSC245CSBAF: DescriptionBus Driver/Transceiver, 1-Func, 8-Bit, True Output, CMOS, CDIP20; Categorylogic logic; File Size4MB，100 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54HHSC245CSBAF Overview

Bus Driver/Transceiver, 1-Func, 8-Bit, True Output, CMOS, CDIP20

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP20,.3
Reach Compliance Code	unknow
Control type	COMMON CONTROL
Counting direction	BIDIRECTIONAL
JESD-30 code	R-XDIP-T20
JESD-609 code	e0
MaximumI(ol)	0.009 A
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Prop。Delay @ Nom-Su	25 ns
Certification status	Not Qualified
Filter level	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
total dose	1M Rad(Si) V
Base Number Matches	1

Screen migration issues under EVC: There is no button, and keyboard events are used to achieve the migration of the screen. How do you do it? Please give me some details, preferably with code. Thanks in advance...; guoguzh Embedded System

stc microcontroller information: If you need any information, please contact me...; guolear MCU

Replacing the Camera Battery: This is an early entry-level Nikon SLR, which is now obsolete, and even the battery is out of print. Although it is an old camera with only 6 million pixels, the picture quality is still very good. Al...; 王达业 Making friends through disassembly

Difference between sysPhysMemDesc[] and sysStaticTlbDesc[] in BSP: When booting, the sysPhysMemDesc[] array is used to map virtual memory to physical memory. So why is it necessary to map the Effective address of sysStaticTlbDesc[] to the Real address? ?...; chinatonglian Embedded System

Do you know the eight important knowledge points of FPGA design?: 1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...; xyd18025265652 FPGA/CPLD

(Beautiful large picture) Participate in TI's early August seminar and receive a C2000 development board: Participate in TI's seminar in early August and receive a C2000 development board. Event details: https://bbs.eeworld.com.cn/thread-111179-1-1.htmlThe board first arrived at my friend's place and is n...; EEWORLD社区 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components