XC5VSX50T-2FFG665I datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> XC5VSX50T-2FFG665I

XC5VSX50T-2FFG665I: DescriptionIC fpga 360 I/O 665fcbga; CategoryProgrammable logic devices Programmable logic; File Size2MB，166 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/; Environmental Compliance

Download Datasheet Parametric View All

XC5VSX50T-2FFG665I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	XC5VSX50T-2FFG665I	-	-	View	Buy Now

XC5VSX50T-2FFG665I Overview

IC fpga 360 I/O 665fcbga

XC5VSX50T-2FFG665I Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	BGA
package instruction	BGA, BGA665,26X26,40
Contacts	665
Reach Compliance Code	_compli
ECCN code	3A991.D
maximum clock frequency	1265 MHz
JESD-30 code	S-PBGA-B665
JESD-609 code	e1
length	27 mm
Humidity sensitivity level	4
Configurable number of logic blocks	4080
Number of entries	360
Number of logical units	52224
Output times	360
Number of terminals	665
organize	4080 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA665,26X26,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	250
power supply	1,2.5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	2.9 mm
Maximum supply voltage	1.05 V
Minimum supply voltage	0.95 V
Nominal supply voltage	1 V
surface mount	YES
technology	CMOS
Terminal surface	Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	27 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Virtex-5 FPGA

Configuration User

Guide

UG191 (v3.12) May 8, 2017

Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum

extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL

WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF

MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether

in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising

under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or

consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action

brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product

specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are

subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at

www.xilinx.com/legal.htm#tos;

IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx

products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and

liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at

www.xilinx.com/legal.htm#tos.

herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date

04/14/2006

05/12/2006

Version

1.0

1.1

Revision

Initial Xilinx release.

Minor typographical edits to entire document to improve clarity.

Chapter 1: Revised

Table 1-1, Table 1-2, Table 1-9, Table 1-11.

Chapter 2: Clarified bit-swapping (Byte Swap rule) throughout. Updated

“Page Mode

Support,” page 71.

Chapter 8: Added new section called

“MultiBoot Bitstream Spacing,” page 155.

Chapter 9: Added

“Post_CRC Constraints”

section.

Virtex-5 FPGA Configuration Guide

www.xilinx.com

UG191 (v3.12) May 8, 2017

Recommended Resources

Fully integrated BTL power amplifier circuit

Looping LED Array Circuit

Sipu STR soft starter remote control circuit

40~60MHZ divided by 2, 3, 4 circuit

Low conversion coefficient voltage-frequency converter circuit diagram

Adjustable gain intercom circuit

Let’s debate – is analog going away and digital replacing it?: I just bought a book called "Analog Design in Embedded Systems".I believe that most engineers engaged in embedded development have this view: embedded systems are mainly related to digital circuits. I...; tiankai001 Analog electronics

Low Noise Amplifier LNA——ATF54143: [i=s]This post was last edited by btty038 on 2020-7-13 19:38[/i]jContinued from the previous picture...; btty038 RF/Wirelessly

Unforgettable 2017 - a year of twists and turns: 1. I graduated in 2017 and changed jobs in a short period of time. Although it was bumpy, I gained a lot. 2. My biggest gratitude to the forum is the sharing of information and the experience of exper...; 24不可说 Talking

LSI Shanghai R&D Center, an American company, is recruiting ASIC engineers with high salary: Recommended within the department, interested parties please send your resume in Chinese and English to: [email=asic_tapeout@hotmail.com]asic_tapeout@hotmail.com[/email] The US-funded company LSI Shan...; asic_tapeout Recruitment

EEWORLD University Hall - Digital Oscilloscope Operation Digital Oscilloscope Operation_National Taiwan Normal University_Teacher Zhang Guowei: Digital Oscilloscope Operation Digital Oscilloscope Operation_National Taiwan Normal University_Teacher Zhang Guowei : https://training.eeworld.com.cn/course/5354Digital Oscilloscope Operation Digital...; JFET Test/Measurement

[ESP32-Audio-Kit Audio Development Board Review] Part 1: Building esp-idf and esp-adf development environments based on vs code: [i=s]This post was last edited by wo4fisher on 2021-9-5 01:00[/i]1. ESP32-Audio-Kit Audio Development Board Reference Resources 1.0 ESP32-Audio-kit AC101 Introduction https://docs.ai-thinker.com/esp32...; wo4fisher RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components