EEWORLDEEWORLDEEWORLD

Part Number

Search

C1210Q101M2GAGTM

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, BP, -/+30ppm/Cel TC, 0.0001uF, 1210,
CategoryPassive components    capacitor   
File Size160KB,8 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C1210Q101M2GAGTM Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, BP, -/+30ppm/Cel TC, 0.0001uF, 1210,

C1210Q101M2GAGTM Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid926599278
package instruction, 1210
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL7.8
capacitance0.0001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.6 mm
JESD-609 codee4
length3.07 mm
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Plastic, 7 Inch
positive tolerance20%
Rated (DC) voltage (URdc)200 V
seriesC1210(BP,200V)
size code1210
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceGold (Au)
width2.56 mm
CERAMIC HIGH RELIABILITY
GENERAL INFORMATION GR900 SERIES
HIGH RELIABILITY — GR900
GR900 capacitors are intended for use in any application where
the chance of failure must be reduced to the lowest possible
level. While any well-made multilayer ceramic capacitor is an
inherently reliable device, GR900 capacitors receive special
attention in all phases of manufacture including:
— Raw Materials Selection
— Special Designs
— Clean Room Production
— Individual Batch Testing
— C-SAM (when applicable)
— Singular Batch Identity is Maintained
— Destructive Physical Analysis
These parts are well worth the added investment in comparison
to the cost of a device or system failure.
Typical applications include:
Medical, Aerospace, Communication Satellites, Radar, Guidance
Systems.
SCREENING AND SAMPLE TESTS
Each batch receives the following testing/inspections:
Preliminary:
1. Destructive Physical Analysis: (DPA) - A sample is pulled from
each lot and examined per EIA-469 and KEMET’s strict internal
void and delamination criteria. Sampling plan is per MIL-PRF-123.
2. C-SAM - May be performed on batches failing to meet the
DPA criteria for removal of marginal product. Not required on
each lot.
Group A
1. Thermal Shock
— Materials used in the construction of mul-
tilayer ceramic capacitors possess various thermal coefficients of
expansion. To assure maximum uniformity, each part is temper-
ature cycled in accordance to MIL-STD-202, Method 107,
Condition A with Step 3 being 125°C. Number of cycles shall be
20 (100% of lot).
2. Voltage Conditioning
— One of the most strenuous environ-
ments for any capacitor is the high temperature/high voltage test.
All units are subject to twice-rated voltage to the units at the max-
imum rated temperature of 125°C for a minimum of 168 hours
and a maximum of 264 hours. The voltage conditioning may be
terminated at any time during 168 hours to 264 hours time inter-
val that confirmed failures meet the requirements of the PDA dur-
ing the last 48 hours of 1 unit or .4% (100% of lot).
Optional Voltage Conditioning (Accelerated Voltage
Conditioning)
— All conditions of the standard voltage condi-
tioning apply with the exception of increased voltage and
decreased test time. Refer to MIL-PRF-123 for the proper formula.
*Step 5 is performed on chips at this point (100% of lot).
3. Dielectric Withstanding Voltage
— 250% of the dc rated volt-
age at 25°C (100% of lot).
4. Insulation Resistance
— The 25°C measurement with rated
voltage applied shall be the lesser of 100 GΩ or 1000 megohm-
microfarads (100% of lot).
*5. Insulation Resistance
— The 125°C measurement with
rated voltage applied shall be the lesser of 10 GΩ or 100
megohm-microfarads (100% of lot). For chips, 125°C IR is per-
formed prior to Step 3 above.
6. Storage
at 150°C for 2 hours minimum without voltage applied
followed by a 12-hour minimum stabilization period (temperature
characteristic BX only).
7. Capacitance
— Shall be within specified tolerance at 25°C
(100% of lot). (Aging phenomenon is taken into account for BX
dielectric to obtain capacitance.)
8. Dissipation Factor
— Shall not exceed 2.5% for X7R (BX)
dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)
9. Percent Defective Allowable (PDA)
— The overall PDA is 8%
for parts outside the MIL-PRF-123 values. The PDA is per MIL-
PRF-123 for all parts that are valid MIL-PRF-123 values. The PD
includes steps 1 through 8 above with the following exceptions.
Capacitance exclusion - capacitance values no more than 5% or
.5pF, whichever is greater for BX characteristic or 1% or .3pF,
whichever is greater for BP characteristic beyond specified toler-
ance limit, shall be removed from the lot but shall not be consid-
ered defective for determination of the PD.
Insulation Resistance at 25°C — Product which is not acceptable
for twice the military limit but is acceptable per the military limit,
is removed from the lot but shall not be considered defective for
determination of the PD.
10. Visual and Mechanical Examination
— Performed per MIL-
PRF-123 criteria.
11. Radiographic Examination (Leaded Devices Only)
Radial devices receive a one-plane X-ray.
12. Destructive Physical Analysis (DPA)
— A sample is exam-
ined on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.
STANDARD PACKAGING
All products are packaged in trays except C512 capacitors which
are packaged 1 piece per bag.
DATA PACKAGE
A data package is sent with each shipment which contains:
1.
Final Destructive Physical Analysis (DPA) report.
2.
Certificate of Compliance stating that the parts meet all applic-
able requirements of the appropriate military specification to the
best failure level to which KEMET is approved.
3.
Summary of Group A Testing.
12
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
Getting started with ARM9+Linux
I graduated in 2006 and have been working on arm7+ucos for three years. I just changed companies and now my company needs ARM9+linux. I would like to ask the experts: 1. Generally speaking, there is a...
tianquan Linux and Android
Keil unity4 style has changed inexplicably???
When adding variables to Logic Analyzer in Watch 1, the entire interface style of Keil Unity 4.12 changed. "Project Name - U Vision4" moved from the left end to the middle of the title bar. The "Minim...
zjd0608 Microcontroller MCU
[TI's first low-power design competition] Multi-channel PWM output
I am honored to be one of the first batch of shortlisted children. I received the board for half a month, but I didn't do much. I was busy with other competitions. Yesterday I finally had some free ti...
0℃的春天 Microcontroller MCU
EEWORLD University ---- PCB Design Video - Learn PADS PCB Design in 1 Day
PCB Design Video - Learn PADS PCB Design in 1 Day : https://training.eeworld.com.cn/course/5385This course is suitable for students who are interested in electronics. It is efficient and practical....
pcba68 Embedded System
ccs problem
void delay() in ccs { int i,j; for(i=0;i//int i,j; void delay() { int i,j; for(i=0;i50;i++) for(j=0;j500;j++); } void main() { WDTCTL = WDTPW + WDTHOLD; P1DIR =0x01; while(1) { P1OUT |=0x01; delay(); ...
LengJie Microcontroller MCU
LCD1602 backlight has no effect
[font=微软雅黑][size=5]I need help from you guys. My development board is EP2C8Q208C8. I learned verylog. The store only gave me a vhdl version of the experimental routine, so I used my classmate's progra...
renee FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2383  1341  1730  1704  2789  48  27  35  57  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号