C1210Q681M2GAH7215 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> C1210Q681M2GAH7215

C1210Q681M2GAH7215: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, BP, -/+30ppm/Cel TC, 0.00068uF, 1210,; CategoryPassive components capacitor; File Size160KB，8 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

C1210Q681M2GAH7215 Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, BP, -/+30ppm/Cel TC, 0.00068uF, 1210,

C1210Q681M2GAH7215 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	926605844
package instruction	, 1210
Reach Compliance Code	not_compliant
ECCN code	EAR99
YTEOL	7.8
capacitance	0.00068 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.6 mm
JESD-609 code	e0
length	3.07 mm
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Plastic, 13 Inch
positive tolerance	20%
Rated (DC) voltage (URdc)	200 V
series	C1210(BP,200V)
size code	1210
Temperature characteristic code	BP
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
width	2.56 mm

Preview

Download Datasheet

View All

CERAMIC HIGH RELIABILITY

GENERAL INFORMATION GR900 SERIES

HIGH RELIABILITY — GR900

GR900 capacitors are intended for use in any application where

the chance of failure must be reduced to the lowest possible

level. While any well-made multilayer ceramic capacitor is an

inherently reliable device, GR900 capacitors receive special

attention in all phases of manufacture including:

— Raw Materials Selection

— Special Designs

— Clean Room Production

— Individual Batch Testing

— C-SAM (when applicable)

— Singular Batch Identity is Maintained

— Destructive Physical Analysis

These parts are well worth the added investment in comparison

to the cost of a device or system failure.

Typical applications include:

Medical, Aerospace, Communication Satellites, Radar, Guidance

Systems.

SCREENING AND SAMPLE TESTS

Each batch receives the following testing/inspections:

Preliminary:

1. Destructive Physical Analysis: (DPA) - A sample is pulled from

each lot and examined per EIA-469 and KEMET’s strict internal

void and delamination criteria. Sampling plan is per MIL-PRF-123.

2. C-SAM - May be performed on batches failing to meet the

DPA criteria for removal of marginal product. Not required on

each lot.

Group A

1. Thermal Shock

— Materials used in the construction of mul-

tilayer ceramic capacitors possess various thermal coefficients of

expansion. To assure maximum uniformity, each part is temper-

ature cycled in accordance to MIL-STD-202, Method 107,

Condition A with Step 3 being 125°C. Number of cycles shall be

20 (100% of lot).

2. Voltage Conditioning

— One of the most strenuous environ-

ments for any capacitor is the high temperature/high voltage test.

All units are subject to twice-rated voltage to the units at the max-

imum rated temperature of 125°C for a minimum of 168 hours

and a maximum of 264 hours. The voltage conditioning may be

terminated at any time during 168 hours to 264 hours time inter-

val that confirmed failures meet the requirements of the PDA dur-

ing the last 48 hours of 1 unit or .4% (100% of lot).

Optional Voltage Conditioning (Accelerated Voltage

Conditioning)

— All conditions of the standard voltage condi-

tioning apply with the exception of increased voltage and

decreased test time. Refer to MIL-PRF-123 for the proper formula.

*Step 5 is performed on chips at this point (100% of lot).

3. Dielectric Withstanding Voltage

— 250% of the dc rated volt-

age at 25°C (100% of lot).

4. Insulation Resistance

— The 25°C measurement with rated

voltage applied shall be the lesser of 100 GΩ or 1000 megohm-

microfarads (100% of lot).

*5. Insulation Resistance

— The 125°C measurement with

rated voltage applied shall be the lesser of 10 GΩ or 100

megohm-microfarads (100% of lot). For chips, 125°C IR is per-

formed prior to Step 3 above.

6. Storage

at 150°C for 2 hours minimum without voltage applied

followed by a 12-hour minimum stabilization period (temperature

characteristic BX only).

7. Capacitance

— Shall be within specified tolerance at 25°C

(100% of lot). (Aging phenomenon is taken into account for BX

dielectric to obtain capacitance.)

8. Dissipation Factor

— Shall not exceed 2.5% for X7R (BX)

dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)

9. Percent Defective Allowable (PDA)

— The overall PDA is 8%

for parts outside the MIL-PRF-123 values. The PDA is per MIL-

PRF-123 for all parts that are valid MIL-PRF-123 values. The PD

includes steps 1 through 8 above with the following exceptions.

Capacitance exclusion - capacitance values no more than 5% or

.5pF, whichever is greater for BX characteristic or 1% or .3pF,

whichever is greater for BP characteristic beyond specified toler-

ance limit, shall be removed from the lot but shall not be consid-

ered defective for determination of the PD.

Insulation Resistance at 25°C — Product which is not acceptable

for twice the military limit but is acceptable per the military limit,

is removed from the lot but shall not be considered defective for

determination of the PD.

10. Visual and Mechanical Examination

— Performed per MIL-

PRF-123 criteria.

11. Radiographic Examination (Leaded Devices Only)

—

Radial devices receive a one-plane X-ray.

12. Destructive Physical Analysis (DPA)

— A sample is exam-

ined on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.

STANDARD PACKAGING

All products are packaged in trays except C512 capacitors which

are packaged 1 piece per bag.

DATA PACKAGE

A data package is sent with each shipment which contains:

Final Destructive Physical Analysis (DPA) report.

Certificate of Compliance stating that the parts meet all applic-

able requirements of the appropriate military specification to the

best failure level to which KEMET is approved.

Summary of Group A Testing.

Recommended Resources

Interface circuit between CMOS and HTL a

Novel Gallstone Hybrid Power Amplifier 02

Galaxy brand rechargeable electric shaver circuit diagram

OPT301 integrated diode and operational amplifier circuit

Clever use of TA7641 as LED flash starter circuit diagram

STK0060-2 power amplifier circuit

Does anyone know about ADAS? Please share some information!: [color=#333333]It is said that ADAS is the core of intelligent driving. Is there anyone who knows more about it who can tell us what ADAS is and how it works? [/color]...; 江湖小透明 Automotive Electronics

【Analog Technology Knowledge】 Butterworth Filter: [align=center][color=#000000][b]Butterworth filter[/b][/color][/align][align=left][color=#000000]Butterworth filter is a kind of electronic filter. The characteristic of Butterworth filter is that the...; dontium Analogue and Mixed Signal

[RVB2601 Creative Application Development] Handheld Game Console (Bonus-01) Python Program to Convert Files into Arrays: I found that I needed to convert the file into an array, so I wrote a few lines of python and shared them with you: def f2s(f):h=open(f,"rb")a = h.read()h.close()i=1h=open(f+".c","wb")h.write("const u...; nemon XuanTie RISC-V Activity Zone

The interface does not display on pocket pc 2003: I am debugging a VS 2005 program under WinCE 5.0. If I select C# for VS2005, I can display a dialog box + a button on Pocket PC 2003. Under MFC smart application, a dialog box + a button cannot be dis...; d2006p Embedded System

Blue line appears in vhdl bidirectional bus buffer simulation: The original code is as follows: LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;ENTITY bio_buffer ISPORT(a,b:INOUT STD_LOGIC;en,dr :IN STD_LOGIC);END ENTITY; ARCHITECTURE behaver OF bio_buffer ISSIGNAL aout...; 洽洽香瓜子 FPGA/CPLD

What software is better for buck circuit simulation: The BUCK circuit uses pwm control for the switch tube. Which software is better? I have tried protel99 and OCCAD pispice before. These two software can only simulate components in the simulation libra...; 喜鹊王子 TI Technology Forum

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components