EEWORLDEEWORLDEEWORLD

Part Number

Search

1210F2000682KBR

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.0068uF, Surface Mount, 1210, CHIP
CategoryPassive components    capacitor   
File Size2MB,7 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

1210F2000682KBR Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.0068uF, Surface Mount, 1210, CHIP

1210F2000682KBR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1173411011
package instruction, 1210
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL7.88
capacitance0.0068 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2 mm
JESD-609 codee4
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, 13 INCH
positive tolerance10%
Rated (DC) voltage (URdc)200 V
GuidelineIECQ-CECC
series1210(200/250,BX)
size code1210
surface mountYES
Temperature characteristic codeBX
Temperature Coefficient15% ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
width2.5 mm
X7R
TCC/VCC Capacitor Range
Electrical Details
Capacitance Range
Temperature Coefficient of Capacitance (TCC)
Dissipation Factor
Insulation Resistance (IR)
Dielectric Withstand Voltage (DWV)
Ageing Rate
270pF to 1.8µF
±15% from -55˚C to +125˚C
0.025
100G or 1000secs (whichever is the less)
Voltage applied for 5 ±1 seconds, 50mA charging
current maximum
<2% per decade (typical)
Size
0603
0805
1206
1210
1808
1812
2220
2225
Length
(L1)
1.6 ± 0.2
2.0 ± 0.3
3.2 ± 0.3
3.2 ± 0.3
4.5 ± 0.35
4.5 ± 0.35
5.7 ± 0.4
5.7 ± 0.4
Width
(W)
0.8 ± 0.2
1.25 ± 0.2
1.6 ± 0.2
2.5 ± 0.3
2.0 ± 0.3
3.2 ± 0.3
5.0 ± 0.4
6.3 ± 0.4
Max
Thickness
(T)
0.8
1.3
1.6
2.0
2.0
2.5
4.2
4.2
Band
(L2)
0.10 - 0.04
0.13 – 0.75
0.25 – 0.75
0.25 – 0.75
0.25 – 1.0
0.25 – 1.0
0.25 – 1.0
0.25 – 1.0
X7R capacitors are available from Syfer with a defined capacitance
variation under applied dc voltage, across the full operating temperature
range. Whilst the capacitance of C0G/NP0 chips does not vary with applied
voltage, standard X7R capacitors exhibit capacitance fluctuation but with
no specified limit. For applications where a limit is required, Syfer is able to
offer either a ‘B’ code dielectric (conforms to MIL ‘BX’ dielectric and IECQ-
CECC ‘2X1’) or ‘R’ code dielectric (conforms to MIL ‘BZ’ dielectric and IRCQ-
CECC ‘2C1’)
Note: All dimensions in mm
TCC/VCC Capacitors – 2C1 (BZ)
X
X
X
X
X
X
X
X
X
X
X
X
X
=non RoHS compliant and FlexiCap™ termination only. Other values available in J, Y (FlexiCap™) and F terminations.
© Knowles 2014
TCC-VCCDatasheet Issue 3 (P109800) Release Date 04/11/14
Page 1 of 7
Tel: +44 1603 723300 | Email SyferSales@knowles.com | www.knowlescapacitors.com/syfer
FPGA related instructions, urgently needed
I have just started to learn FPGA and Vivado. I hope you can give me some learning experience and related instructions. I would like to ask for your advice:)...
VayneW FPGA/CPLD
Judging the quality and quality of commonly used integrated circuits
At first glance: the packaging is exquisite, the model marking is clear, the handwriting, trademark and factory number are complete, the place of origin is complete and the printing quality is good (s...
zzzzer16 Analog electronics
Can you briefly introduce ARM?
It seems to be divided into ARM9, ARM11, etc. What are the differences?...
cable1201 ARM Technology
EasyARM2131 Issue
I bought an EasyARM2131, but when I used EasyJTAG simulation, I got this problem. What went wrong? DBE Warning 00041: An unspecified Debug Toolbox call failed...
zoujy518 ARM Technology
Why can't I connect to JTAG?
When running BoardTestSystem.exe, the following message appears: Connecting to the target... java.lang.Exception: No BoardTestSystem-compatible design exists in the FPGA. Please select a design from t...
dontium FPGA/CPLD
EEWORLD University Hall----HPS Control FPGA-LED Experiment
HPS control FPGA-LED experiment : https://training.eeworld.com.cn/course/2098HPS Control FPGA-LED Experiment...
chenyy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2101  2528  2089  2799  233  43  51  57  5  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号