DS3150GN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> DS3150GN

DS3150GN: DescriptionIC liu T3/E3/sts-1 ind 49-bga; Categorysemiconductor Analog mixed-signal IC; File Size196KB，22 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html

Download Datasheet Parametric Compare View All

DS3150GN Overview

IC liu T3/E3/sts-1 ind 49-bga

DS3150GN Parametric

Parameter Name	Attribute value
Datasheets
DS3150
Standard Package	1
Category	Integrated Circuits (ICs)
Family	Interface - Telecom
Packaging	Tube
Functi	*
Interface	LIU
Number of Circuits	1
Voltage - Supply	3.135 V ~ 3.465 V
Current - Supply	-
Power (Watts)	*
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mou
Package / Case	49-LFBGA, CSPBGA
Supplier Device Package	49-CSBGA (7x7)
Includes	*

Preview

Download Datasheet

View All

PRELIMINARY

DS3150

3.3V T3 / E3 / STS-1 Line Interface

www.dalsemi.com

FEATURES

•

Integrated transmit and receive for T3, E3 and

STS-1 line interfaces

Performs clock/data recovery and wave

shaping

Requires no special external components

other than 1:2 transformers

Interfaces to 75Ω coaxial cable at lengths up

to 380 meters (T3), 440 meters (E3), or

360 meters (STS-1)

Adaptive receive equalizer handles from 0 dB

to 15 dB of cable loss

Interfaces directly to a DSX monitor signal

(20 dB flat loss)

On-chip jitter attenuator can be placed either

in the receive path or the transmit path

Built-in B3ZS and HDB3 coder/decoder

Bipolar and NRZ interfaces

Analog and digital loopbacks

Onboard 2

– 1 and 2

– 1 Pseudo Random

Bit Sequence (PRBS) generator and detector

Transmit line driver monitor checks for a

faulty transmitter or a shorted output

Complete T3 AIS generator (ANSI T1.107)

Unframed all ones generator (E3 AIS)

Digital clock inversion capability

Tri-state line driver for low-power mode

Loss of signal detector (ANSI T1.231-1999

and ITU G.775)

Pin compatible to the TDK 78P7200 and

78P2241 footprint

Low power 3.3V operation (5V tolerant I/O)

Industrial temperature range: -40°C to +85°C

Small packaging: 28-lead PLCC, 48-lead

TQFP and 49-lead CSBGA (7 x 7 mm)

FUNCTIONAL DIAGRAM

DS3150 LIU

Line In

T3, E3,

STS-1

RX+

RX–

RCLK

RPOS

RNEG

Receive

Clock and

Data

Line Out

T3, E3,

STS-1

TX+

TX–

TCLK

TPOS

TNEG

Transmit

Clock and

Data

ORDERING INFORMATION

DS3150QN

DS3150Q

DS3150TN

DS3150T

DS3150GN

DS3150G

28-lead PLCC (-40°C to +85°C)

28-lead PLCC (0°C to 70°C)

48-lead TQFP (-40°C to +85°C)

48-lead TQFP (0°C to 70°C)

49-lead CSBGA (-40°C to +85°C)

49-lead CSBGA (0°C to 70°C)

1 of 22

110200

DS3150

Applicable Standards

Table 1A

T1.102-1993

T1.107-1995

T1.231-1997

T1.231-1993

T1.404-1994

GR-499-CORE

GR-253-CORE

G.703, 1991

G.751, 1993

(ANSI) “Digital Hierarchy – Electrical Interfaces”

(ANSI) “Digital Hierarchy - Formats Specification”

(ANSI) Draft “Digital Hierarchy - Layer 1 In-Service Digital Transmission

Performance Monitoring”

(ANSI) “Digital Hierarchy - Layer 1 In-Service Digital Transmission Performance

Monitoring”

(ANSI) “Network-to-Customer Installation - DS3 Metallic Interface Specification”

(Bellcore) Issue 1, December1995 “Transport Systems Generic Requirements

(TSGR): Common Requirements”

(Bellcore) Issue 2, December 1995 “SONET Transport Systems: Common

Generic Criteria”

(ITU) “Physical/Electrical Characteristics of Hierarchical Digital Interfaces

(ITU) “Digital Multiplex Equipment Operating at the Third Order Bit Rate of

34,368 kbit/s and the Fourth Order bit Rate of 139,264 kbit/s and Using Postive

Justification”

(ITU) “The Control of Jitter and Wander Within Digital Networks Which are

Based on the 2048 kbit/s Hierarchy”

(ITU) “Loss Of Signal (LOS) and Alarm Indication Signal (AIS) Defect Detection

and Clearance Criteria”

(ITU)“Error Performance Measuring Equipment Operating at the Primary Rate and

Above”

(ETSI) “Business TeleCommunications; 34Mbit/s digital unstructured and

structured lease lines; attachment requirements for terminal equipment interface

(ETSI) “Business TeleCommunications; 34Mbit/s digital leased lines (D34U and

D34S); Connection characteristics

(ETSI) “Business TeleCommunications; 34Mbit/s and 140Mbits/s digital leased

lines (D34U, D34S, D140U and D140S); Network interface presentation

G.823, 1993

G.775, 1994

O.151, 1992

TBR 24, 1997

ETS 300 687, 1996

ETS 300 686, 1996

RECEIVER

The DS3150 interfaces to the receive T3/E3/STS-1 coax line via a 1:2 step up transformer. See

Figure 1B. The receiver automatically adapts to coax cable loses from 0 to 15 dB which translates into

0 to 380 meters (T3) or 440 meters (E3) or 360 meters (STS-1) of coax cable (AT&T 734A or

equivalent). The receiver has the ability to interface to monitor jacks as well. Via the RMON input (see

Table 2A), the device can be configured to insert a 20 dB flat boost into the incoming signal. Monitor

jacks typically have series resistors that result in a resistive loss of 20 dB. The receiver has excellent

jitter tolerance characteristics. See Figure 1C.

The receiver contains both analog and digital loss-of-signal detectors. The analog loss of signal detector

resides in the equalizer. If the incoming signal drops below –24 dB of the nominal signal level, the

analog loss-of-signal detector will activate and it will step on the recovered data and force all zeros out of

the data recovery circuitry. The analog loss-of-signal detector will not clear until the signal level is above

-18 dB of the nominal signal level. The digital Loss of Signal (LOS) detector is activated when it detects

192±1 consecutive zeros. LOS is cleared when there are no Excessive Zero occurrences over a span of

192±1 clock periods. An Excessive Zero occurrence is defined as 3 or more consecutive zeros in the T3

and STS-1 modes and 4 or more zeros in the E3 mode. The status of the digital LOS is reflected at the

LOS* output (see Table 2A). There is no status output available for the analog loss-of-signal detector.

While the device is in a loss-of-signal state, the RCLK output will be referenced to the MCLK input (or

the TCLK input if MCLK is high/floating or to the internal oscillator if MCLK is tied low). The analog

3 of 22

DS3150

TRANSMITTER

Via the ZCSE* input, the device is configured to accept either bipolar data or NRZ data to be input to the

transmitter. When the ZCSE* input is tied high, bipolar data must be applied at the TPOS and TNEG

inputs. In this mode, the device will not perform B3ZS/HDB3-encoding on the outgoing data stream.

When the ZCSE* input is tied low, an NRZ data stream must be applied at the TPOS input (TNEG is

ignored). In this mode, the device will perform B3ZS/HDB3-encoding on the outgoing data stream.

The clock applied at the TCLK input is used to transmit data onto the T3/E3/STS-1 line. Hence TCLK

must be of transmission quality (i.e. accurate to

±20

ppm). The duty cycle of TCLK is not a key

parameter as long as the clock high and low times listed in Section 3 are met.

The DS3150 also has the ability to generate a number of different patterns, including an unframed all

ones pattern (which is also the E3 AIS signal), a 101010… pattern, or a T3 Alarm Indication Signal

(AIS). See Figure 1E for a description of the T3 AIS. The TDS0 and TDS1 inputs are used to select

these onboard patterns. See Tables 2A and 2B.

The DS3150 interfaces to the transmit T3/E3/STS-1 coax cable via a 1:2 step up transformer. See Figure

1B. It will drive the 75 ohm cable and create the proper waveforms required for interfacing to

T3/E3/STS-1 lines. In T3 and STS-1 modes, the LBO (Line Build-Out) pin controls waveform shape.

For cable lengths less than 225 feet, LBO should be pulled high. For 225 feet or more of cable, LBO

should be pulled low. Tables 1C through 1G and Figure 1D detail the waveform template specifications

and testing parameters.

The transmitter can be disabled and the TX+ and TX– outputs tri-stated via the TTS* input. See

Table 2A for details.

The transmit driver monitor constantly checks the analog signal output at TX+ and TX–. If the output

fails, then the DM* output will be pulled low. See Figures 1F and 1G. When the transmitter is disabled

(TTS* = 0) or enhanced features are disabled (EFE=0), the driver monitor is also disabled.

T3 TRANSMIT WAVEFORM TEMPLATE

Table 1C

Time Axis Range

Upper Curve

-0.85

≤

-0.68

≤

0.36

≤

1.4

Normalized Amplitude Equations

0.03

0.5 {1 + sin[(π/2)(1 + T/0.34)]} + 0.03

0.08 + 0.407e

-1.84(T - 0.36)

Lower Curve

-0.03

-0.85

≤

-0.36

≤

0.36

0.5 {1 + sin[(π/2)(1 + T/0.18)]} - 0.03

-0.03

0.36

≤

1.4

Governing Specifications: ANSI T1.102-1993 and Bellcore GR-499.

5 of 22

DS3150GN Related Products

	DS3150GN	DS3150G
Description	IC liu T3/E3/sts-1 ind 49-bga	IC liu T3/E3/sts-1 49-bga
Standard Package	1	1
Category	Integrated Circuits (ICs)	Integrated Circuits (ICs)
Family	Interface - Telecom	Interface - Telecom
Packaging	Tube	Tube
Functi	*	*
Interface	LIU	LIU
Number of Circuits	1	1
Voltage - Supply	3.135 V ~ 3.465 V	3.135 V ~ 3.465 V
Power (Watts)	*	*
Operating Temperature	-40°C ~ 85°C	0°C ~ 70°C
Mounting Type	Surface Mou	Surface Mou
Package / Case	49-LFBGA, CSPBGA	49-LFBGA, CSPBGA
Supplier Device Package	49-CSBGA (7x7)	49-CSBGA (7x7)
Includes	*	*

Recommended Resources

Microwave heating component control circuit schematic diagram

HT-2811 circuit

Green Island Feng brand one-way linkage ventilation fan circuit diagram

FSK signal demodulator

Battery powered flash circuit

Single-junction transistor three-stage frequency dividing circuit

A Novel Passive Lossless Soft-Switching Boost Converter: A Novel Passive Lossless Soft-Switching Boost ConverterThere are currently five challenging issues with switching power supplies, one of which is whether they can be miniaturized. An important way to ...; zbz0529 Analog electronics

【Design Tools】Fail-Safe Multi-Boot Reference Design: In this application note, Jim Wesselkamper presents a reference design that adds fail-safe mechanisms to the multi-boot capabilities of the expanded Spartan-3A family of FPGAs (Spartan-3A, Spartan-3AN...; GONGHCU FPGA/CPLD

FPGA learning process: I will be a graduate student next year, and I have chosen digital circuit design. My graduation project is FPGA design. I have no idea what to do at the beginning. I am confused... Can an expert tell ...; ninepurple FPGA/CPLD

What we know and don't know about batteries: I have been silent in the forum for a long time. I occasionally come to see what is new in the forum. There is no other way, for the sake of study. At the end of the year, I want to share some technic...; sjl2001 Automotive Electronics

Who has WinCE 6.0 BSP for OK2440-III development board?: Hey guys, does anyone have the WinCE 6.0 BSP for the OK2440-III development board? Please send me a copy. I need it urgently. The speed of armce.com on googleman is too slow to download it. My email a...; A11111 Embedded System

【Design Tool】wp391_solv_endoscopy_sys_arch [White Paper]: wp391_solv_endoscopy_sys_arch [white paper] ....; GONGHCU FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components