EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74AS373WMX

Description
IC latch transp oct D 3st 20soic
Categorylogic    logic   
File Size59KB,6 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

DM74AS373WMX Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74AS373WMX - - View Buy Now

DM74AS373WMX Overview

IC latch transp oct D 3st 20soic

DM74AS373WMX Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOP, SOP20,.4
Contacts20
Reach Compliance Codeunknow
seriesAS
JESD-30 codeR-PDSO-G20
JESD-609 codee3
length12.8 mm
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.048 A
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP20,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply5 V
Maximum supply current (ICC)100 mA
Prop。Delay @ Nom-Su6 ns
propagation delay (tpd)6 ns
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm
Base Number Matches1
DM74AS373 Octal D-Type Transparent Latch with 3-STATE Outputs
April 1984
Revised March 2000
DM74AS373
Octal D-Type Transparent Latch with 3-STATE Outputs
General Description
These 8-bit registers feature totem-pole 3-STATE outputs
designed specifically for driving highly-capacitive or rela-
tively low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these registers with
the capability of being connected directly to and driving the
bus lines in a bus-organized system without need for inter-
face or pull-up components. They are particularly attractive
for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight latches of the DM74AS373 are transparent D-
type latches, meaning that while the enable (G) is HIGH
the Q outputs will follow the data (D) inputs. When the
enable is taken LOW the output will be latched at the level
of the data that was set up.
A buffered output control input can be used to place the
eight outputs in either a normal logic state (HIGH or LOW
logic levels) or a high impedance state. In the high-imped-
ance state the outputs neither load nor drive the bus lines
significantly.
The output control does not affect the internal operation of
the latches. That is, the old data can be retained or new
data can be entered even while the outputs are OFF.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
Functionally and pin for pin compatible with LS and ALS
TTL counterparts
s
Improved AC performance over LS and ALS TTL coun-
terparts
s
3-STATE buffer-type outputs drive bus lines directly
Ordering Code:
Order Number
DM74AS373WM
DM74AS373N
Package Number
M20B
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
© 2000 Fairchild Semiconductor Corporation
DS006309
www.fairchildsemi.com

DM74AS373WMX Related Products

DM74AS373WMX
Description IC latch transp oct D 3st 20soic
Is it Rohs certified? conform to
Parts packaging code SOIC
package instruction SOP, SOP20,.4
Contacts 20
Reach Compliance Code unknow
series AS
JESD-30 code R-PDSO-G20
JESD-609 code e3
length 12.8 mm
Logic integrated circuit type BUS DRIVER
MaximumI(ol) 0.048 A
Humidity sensitivity level 1
Number of digits 8
Number of functions 1
Number of ports 2
Number of terminals 20
Maximum operating temperature 70 °C
Output characteristics 3-STATE
Output polarity TRUE
Package body material PLASTIC/EPOXY
encapsulated code SOP
Encapsulate equivalent code SOP20,.4
Package shape RECTANGULAR
Package form SMALL OUTLINE
method of packing TAPE AND REEL
Peak Reflow Temperature (Celsius) 260
power supply 5 V
Maximum supply current (ICC) 100 mA
Prop。Delay @ Nom-Su 6 ns
propagation delay (tpd) 6 ns
Certification status Not Qualified
Maximum seat height 2.65 mm
Maximum supply voltage (Vsup) 5.5 V
Minimum supply voltage (Vsup) 4.5 V
Nominal supply voltage (Vsup) 5 V
surface mount YES
technology TTL
Temperature level COMMERCIAL
Terminal surface Matte Tin (Sn)
Terminal form GULL WING
Terminal pitch 1.27 mm
Terminal location DUAL
Maximum time at peak reflow temperature NOT SPECIFIED
width 7.5 mm
Base Number Matches 1
I'm looking for a classmate to make a digital display screen for calling numbers
[i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:51 [/i] Use the keys to input the value to the small screen and display it. At the same time, the small screen is connected to the lar...
瀚鑫 Mobile and portable
Mobile phone embedded software programmer--how to learn?
Hello everyone, I am a college student who just graduated. I learned C/C++ and now work in a software company. Our company is engaged in "mobile phone embedded software program development". The main ...
天雪 Embedded System
Comparison between LLC resonant converter and asymmetric half-bridge converter
Abstract: Two different types of soft switching topologies, LLC resonant converter and asymmetric half-bridge converter, are introduced . Their working principles are analyzed, and their control metho...
zbz0529 Power technology
GigaDevice GD32307E-START Review Summary
Event details: https://bbs.eeworld.com.cn/elecplay/content/139Evaluation report summary: @jiajiabin【GD32307E-START】Light up an LED@Shen Xiaolin【GD32307E-START】-Unboxing and post-test planning 【GD32307...
okhxyyo GD32 MCU
Ask for help on "2ASK communication system design"
Hello everyone~~ I need help~~~ I need to use EDA to design a modulation system. The general idea is as follows: use AND gates to make a multiplier, use counters to make a frequency divider to divide ...
大漠风云 FPGA/CPLD
I would like to ask the master, a statement occupies more than 90,000 logic units in FPGA
The statements are: input wire[11:0] addr, // connected to dsp_ea[14:3] output reg[16:0] q, reg[7:0] headers[0:256*8-1], //'define TEST 'ifdef TEST .... 'else always@(posedge clk)begin if(rden)begin q...
lakas FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2653  1207  2478  1887  1841  54  25  50  38  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号