EEWORLDEEWORLDEEWORLD

Part Number

Search

D55342H07B21A5VW0

Description
Fixed Resistor, Thin Film, 0.25W, 21.5ohm, 100V, 0.1% +/-Tol, 50ppm/Cel, Surface Mount, 1206, CHIP
CategoryPassive components    The resistor   
File Size96KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

D55342H07B21A5VW0 Overview

Fixed Resistor, Thin Film, 0.25W, 21.5ohm, 100V, 0.1% +/-Tol, 50ppm/Cel, Surface Mount, 1206, CHIP

D55342H07B21A5VW0 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid145081482640
package instructionCHIP
Reach Compliance Codenot_compliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.35
Other featuresNON-INDUCTIVE
structureRectangular
JESD-609 codee0
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-65 °C
Package height0.8382 mm
Package length3.2004 mm
Package formSMT
Package width1.6002 mm
method of packingWaffle Pack
Rated power dissipation(P)0.25 W
Rated temperature70 °C
GuidelineMIL-PRF-55342
resistance21.5 Ω
Resistor typeFIXED RESISTOR
size code1206
surface mountYES
technologyTHIN FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceTin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage100 V
E/H (Military M/D55342)
www.vishay.com
Vishay Dale Thin Film
QPL MIL-PRF-55342 Qualified
Thin Film Resistor, Surface-Mount Chip
FEATURES
• Established reliability, “S” and “V” failure rate level
(10 ppm), C = 2
• High purity alumina substrate
• Wraparound termination featuring a tenacious adhesion
layer covered with an electroplated nickel barrier layer for
+150 °C operating conditions
LINKS TO ADDITIONAL RESOURCES
• Very low noise and voltage coefficient
(< -25 dB, 0.5 ppm/V)
• Non-inductive
• Laser-trimmed tolerances ± 0.1 %
• Wraparound resistance less than 0.010
Ω
typical
• In-lot tracking less than 5 ppm/°C
• Complete MIL-testing available in-house
• Antistatic waffle pack or tape and reel packaging available
• Military / aerospace / QPL
D
D
3
3
3D Models
Thin Film Mil chip resistors feature all sputtered wraparound
termination for excellent adhesion and dimensional
uniformity. They are ideal in applications requiring stringent
performance requirements. Established reliability is assured
through 100 % screening and extensive environmental lot
testing.
CONSTRUCTION
Passivation
Resistor Film
Solder
Coating
Nickel Barrier
High Purity
Alumina Substrate
Adhesion Layer
TYPICAL PERFORMANCE
ABSOLUTE
TCR
TOL.
25
0.1
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Resistance Range
TCR: Absolute
Tolerance: Absolute
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Shelf Life Stability: Absolute
SPECIFICATIONS
Tamelox resistor film (passivated nichrome)
10
Ω
to 6.19 MΩ
± 25 ppm/°C to ± 300 ppm/°C
± 0.1 %, ± 0.25 %, ± 0.5 %, ± 1 %,
± 2 %, 5 %, ± 10 %
ΔR
± 0.02 %
-
0.1 ppm/V
30 V to 200 V
-65 °C to +150 °C
-65 °C to +150 °C
< - 25 dB
ΔR
± 0.01 %
CONDITIONS
-
-
-55 °C to +125 °C
+25 °C
2000 h at +70 °C
-
-
-
-
-
-
1 year at +25 °C
Revision: 15-Nov-2021
Document Number: 60018
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.
module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg...
关耳008 FPGA/CPLD
The problem of signal output affecting the circuit!
I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other ...
eeleader FPGA/CPLD
A low power consumption reference voltage circuit operating in subthreshold region
A low power consumption reference voltage circuit operating in subthreshold region...
linda_xia Analog electronics
Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...
ove学习使我快乐 FPGA/CPLD
Need code urgently
Can anyone tell me the code to collect carbon monoxide concentration?...
懵懂的小孩子 51mcu
[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32H745I-DISCO
First of all, I would like to thank Digi-KeyEEWORLD for providing the opportunity. I placed an order with Digi-Key on the evening of June 15th, and received a notification from SF-Express on the 27th ...
Juggernaut DigiKey Technology Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 916  585  1593  1297  2681  19  12  33  27  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号