EEWORLDEEWORLDEEWORLD

Part Number

Search

ADP1713AUJZ-0.85R7

Description
IC reg ldo 0.85v 0.3A tsot23-5
CategoryPower/power management    The power supply circuit   
File Size373KB,16 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Parametric View All

ADP1713AUJZ-0.85R7 Overview

IC reg ldo 0.85v 0.3A tsot23-5

ADP1713AUJZ-0.85R7 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerADI
Parts packaging codeTSOT
package instructionLEAD FREE, MO-193AB, TSOT-5
Contacts5
Reach Compliance Codeunknown
ECCN codeEAR99
AdjustabilityFIXED
Maximum drop-back voltage 10.27 V
Maximum absolute input voltage6 V
Maximum input voltage5.5 V
Minimum input voltage2.5 V
JESD-30 codeR-PDSO-G5
JESD-609 codee3
length2.9 mm
Maximum grid adjustment rate0.0088%
Maximum load regulation0.0099%
Humidity sensitivity level1
Number of functions1
Output times1
Number of terminals5
Working temperatureTJ-Max125 °C
Working temperature TJ-Min-40 °C
Maximum output current 10.3 A
Maximum output voltage 10.867 V
Minimum output voltage 10.833 V
Nominal output voltage 10.85 V
Package body materialPLASTIC/EPOXY
encapsulated codeVSSOP
Encapsulate equivalent codeTSOP5/6,.11,37
Package shapeRECTANGULAR
Package formSMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height1 mm
surface mountYES
technologyCMOS
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
Maximum voltage tolerance2%
width1.6 mm
Base Number Matches1
300 mA, Low Dropout
CMOS Linear Regulator
ADP1712/ADP1713/ADP1714
FEATURES
Maximum output current: 300 mA
Input voltage range: 2.5 V to 5.5 V
Light load efficient
I
GND
= 75 μA with 100 μA load
Low shutdown current: <1 μA
Very low dropout voltage: 170 mV @ 300 mA load
Initial accuracy: ±1%
Accuracy over line, load, and temperature: ±2%
16 fixed output voltage options with soft start:
0.75 V to 3.3 V (ADP1712)
Adjustable output voltage option: 0.8 V to 5.0 V
(ADP1712 Adjustable)
16 fixed output voltage options with reference bypass:
0.75 V to 3.3 V (ADP1713)
16 fixed output voltage options with tracking:
0.75 V to 3.3 V (ADP1714)
Low output noise: 40 μV rms
High PSRR: 72 dB @ 1 kHz
Stable with small 2.2 μF ceramic output capacitor
Excellent load/line transient response
Current limit and thermal overload protection
Logic controlled enable
5-lead TSOT package
TYPICAL APPLICATION CIRCUITS
ADP1712
V
IN
= 5V
1
V
OUT
= 3.3V
IN
GND
EN
SS
4
06455-001
OUT
5
2.2µF
2
3
2.2µF
10nF
Figure 1. ADP1712 with Fixed Output Voltage and Soft-Start Capacitor, 3.3 V
ADJUSTABLE
V
IN
= 5.5V
1
ADP1712
V
OUT
= 0.8V(1 + R1/R2)
5
IN
GND
OUT
2.2µF
2
3
2.2µF
R1
EN
ADJ
4
06455-002
R2
Figure 2. ADP1712 with Adjustable Output Voltage, 0.8 V to 5.0 V
ADP1713
V
IN
= 3V
2.2µF
2
3
1
IN
GND
OUT
V
OUT
= 0.75V
5
2.2µF
BYP
4
06455-003
10nF
EN
Figure 3. ADP1713 with Fixed Output Voltage and Bypass Capacitor, 0.75 V
APPLICATIONS
Mobile phones
Digital camera and audio devices
Portable and battery-powered equipment
Post dc-dc regulation
ADP1714
V
IN
= 3V
1
V
OUT
IN
GND
EN
TRK
4
V
OUT
(V)
3
2
1
06455-004
OUT
5
2.2µF
2
3
2.2µF
0V TO 5V
0
1 2 3 4 5
V
TRK
(V)
Figure 4. ADP1714 with Output Voltage Tracking
GENERAL DESCRIPTION
The ADP1712/ADP1713/ADP1714, available in a tiny, 5-lead
TSOT package, are low dropout linear regulators that operate
from 2.5 V to 5.5 V and provide up to 300 mA of output current.
The low 170 mV dropout voltage at a 300 mA load improves
efficiency and allows operation over a wide input voltage range.
Using a novel scaling architecture, ground current is a very low
75 μA when driving a 100 μA load, making the ADP1712/
ADP1713/ADP1714 ideal for battery-operated portable equipment.
The ADP1712/ADP1713/ADP1714 are available in 16 fixed
output voltage options. The ADP1712 is also available in an
adjustable version, which allows output voltages that range from
0.8 V to 5 V via an external divider. The ADP1712 fixed version
allows an external capacitor to be connected to program the
soft-start time. The ADP1713 allows a reference bypass capacitor
to be connected, which reduces output voltage noise and
improves power supply rejection. The ADP1714 includes a
tracking feature, which allows the output to follow an external
voltage rail or reference.
The ADP1712/ADP1713/ADP1714 are optimized for stable
operation with small 2.2 μF ceramic output capacitors, allowing
good transient performance while occupying minimal board
space. An enable pin controls the output voltage on all devices,
and an undervoltage lockout circuit disables the regulator if IN
drops below a minimum threshold. The parts also have short
circuit protection and thermal overload protection, which
prevent damage to the devices in adverse conditions.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2007–2009 Analog Devices, Inc. All rights reserved.
This is a board made with Spartan-6 chips. Please take a look at it first.
Currently there are only silk screen pictures, enjoy them first.I don't know if anyone has done it in the forum, share it with you [[i] This post was last edited by gauson on 2009-12-16 11:00 [/i]]...
gauson FPGA/CPLD
Why use CPLD or FPGA?
I want to expand an AD chip for DSP, and the sampling rate is required to be about 10M. I see many people on the Internet use FPGA or CPLD for external AD. But if the AD is a parallel port, then the d...
mrwoshishei FPGA/CPLD
Starting with the Camera - Introduction to Advanced Driver Assistance System Solutions Series
In recent years, with the continuous improvement of people's demand for driving safety, the continuous maturity of advanced driver assistance system (ADAS) related technologies, and the rapid developm...
zqy1111 TI Technology Forum
Simplify Isolated Current and Voltage Sensing Designs with Single-Supply Isolation Amplifiers and ADCs
We all need an "it" in areas such as protecting personnel, noise immunity, and handling ground potential differences between subsystems. You can design "it" in applications such as motor drives, solar...
alan000345 Analogue and Mixed Signal
PCB design specifications - layout instructions (with pictures) must be read
PCB design is complicated, and various unexpected factors frequently affect the achievement of the overall plan. How can we tame the scattered components with different personalities? How can we draw ...
捷配pcb打样工厂 PCB Design
FPGA Example: First-hand Experience that Can Be Directly Used in Engineering Projects
Preface Part I Basic Knowledge Chapter 1 Overview of FPGA Development 2 1.1 Introduction to FPGA Basics 2 1.2 Advantages and Limitations of FPGA 6 1.3 Skills Required for FPGA Development 7 FPGA Appli...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1892  2650  1108  539  1338  39  54  23  11  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号