TE28F256J3D95A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> TE28F256J3D95A

TE28F256J3D95A: DescriptionIC flash 256mbit 95ns 56tsop; Categorystorage; File Size823KB，66 Pages; ManufacturerMicron; Websitehttp://www.micron.com/

Download Datasheet Parametric View All

TE28F256J3D95A Overview

IC flash 256mbit 95ns 56tsop

TE28F256J3D95A Parametric

Parameter Name	Attribute value
Datasheets
J3vD Embedded Flash Memory
Product Photos
56-TSOP
Standard Package	96
Category	Integrated Circuits (ICs)
Family	Memory
Packaging	Tray
Format - Memory	FLASH
Memory Type	FLASH - NOR
Memory Size	256M (32M x 8, 16M x 16)
Speed	95ns
Interface	Parallel
Voltage - Supply	2.7 V ~ 3.6 V
Operating Temperature	-40°C ~ 85°C
Package / Case	56-TFSOP (0.724", 18.40mm Width)
Supplier Device Package	56-TSOP (14x20)
Other Names	887793887793-NDTE28F256J3D95 S LA2S

Preview

Download Datasheet

View All

Numonyx™ Embedded Flash Memory (J3 v D)

32, 64, 128, and 256 Mbit (Monolithic)

Datasheet

Product Features

Architecture

— Symmetrical 128-Kbyte blocks

— 256 Mbit (256 blocks)

— 128 Mbit (128 blocks)

— 64 Mbit (64 blocks)

— 32 Mbit (32 blocks)

Performance

— 75 ns Initial Access Speed (32,64,128

Mbit densities)

— 95 ns Initial Access Speed (256Mbit only)

— 25 ns 8-word and 4-word Asynchronous

page-mode reads

— 32-Byte Write buffer;

4 µs per Byte Effective programming time

System Voltage

— V

= 2.7 V to 3.6 V

— V

CCQ

= 2.7 V to 3.6 V

Packaging

— 56-Lead TSOP (32, 64, 128, 256 Mbit)

— 64-Ball Numonyx Easy BGA package (32,

64, 128 and 256 Mbit)

Security

— Enhanced security options for code

protection

— 128-bit Protection Register:

64-bits Unique device identifier bits

64-bits User-programmable OTP bits

— Absolute protection with V

PEN

= GND

— Individual block locking

— Block erase/program lockout during power

transitions

Software

— Program and erase suspend support

— Flash Data Integrator (FDI), Common Flash

Interface (CFI) Compatible

Quality and Reliability

— Operating temperature:

-40 °C to +85 °C

— 100K Minimum erase cycles per block

— 0.13 µm ETOX™ VIII Process technology

316577-06

December 2007

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR

OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND

CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED

WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A

PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx

products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Legal L ines and D isc laim er s

Numonyx B.V. may make changes to specifications and product descriptions at any time, without notice.

Numonyx B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented

subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or

otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Numonyx reserves these for

future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting the

Numonyx website at

http://www.numonyx.com.

Numonyx, the Numonyx logo, and StrataFlash are trademarks or registered trademarks of Numonyx B.V. or its subsidiaries in other countries.

*Other names and brands may be claimed as the property of others.

Datasheet

December 2007

316577-06

Numonyx™ Embedded Flash Memory (J3 v D, Monolithic)

Contents

1.0

Introduction

.............................................................................................................. 6

1.1

Nomenclature ..................................................................................................... 6

1.2

Acronyms........................................................................................................... 6

1.3

Conventions ....................................................................................................... 7

Functional Overview

.................................................................................................. 8

2.1

Block Diagram .................................................................................................. 10

2.2

Memory Map..................................................................................................... 11

Package Information

............................................................................................... 12

3.1

56-Lead TSOP Package, 32-, 64-, 128-, and 256-Mbit ............................................ 12

3.2

Easy BGA Package, 32-, 64-, 128-, and 256-Mbit .................................................. 13

Ballouts and Signal Descriptions..............................................................................

4.1

Easy BGA Ballout, 32-, 64-,128-, 256-Mbit ........................................................... 15

4.2

56-Lead TSOP Package Pinout, 32-, 64-,128-, 256-Mbit.......................................... 16

4.3

Signal Descriptions ............................................................................................ 16

Maximum Ratings and Operating Conditions............................................................

5.1

Absolute Maximum Ratings................................................................................. 18

5.2

Operating Conditions ......................................................................................... 18

5.3

Power Up/Down ................................................................................................ 18

5.3.1 Power-Up/Down Characteristics................................................................ 18

5.3.2 Power Supply Decoupling ........................................................................ 19

5.4

Reset............................................................................................................... 19

Electrical Characteristics

......................................................................................... 20

6.1

DC Current Specifications ................................................................................... 20

6.2

DC Voltage specifications.................................................................................... 21

6.3

Capacitance...................................................................................................... 22

AC Characteristics

................................................................................................... 23

7.1

Read Specifications............................................................................................ 23

7.2

Program, Erase, Block-Lock Specifications ............................................................ 29

7.3

Reset Specifications........................................................................................... 29

7.4

AC Test Conditions ............................................................................................ 30

Bus Interface...........................................................................................................

8.1

Bus Reads ........................................................................................................ 32

8.1.1 Asynchronous Page Mode Read ................................................................ 32

8.1.1.1 Enhanced Configuration Register................................................. 32

8.1.2 Output Disable ....................................................................................... 33

8.2

Bus Writes........................................................................................................ 33

8.3

Standby ........................................................................................................... 34

8.3.1 Reset/Power-Down ................................................................................. 34

8.4

Device Commands............................................................................................. 34

Flash Operations

..................................................................................................... 36

9.1

Status Register ................................................................................................. 36

9.1.1 Clearing the Status Register .................................................................... 37

9.2

Read Operations ............................................................................................... 37

9.2.1 Read Array ............................................................................................ 37

9.2.2 Read Status Register .............................................................................. 38

9.2.3 Read Device Information ......................................................................... 38

9.2.4 CFI Query ............................................................................................. 38

2.0

3.0

4.0

5.0

6.0

7.0

8.0

9.0

December 2007

316577-06

Datasheet

Numonyx™ Embedded Flash Memory (J3 v D, Monolithic)

9.3

9.4

9.5

9.6

9.7

Programming Operations ....................................................................................38

9.3.1 Single-Word/Byte Programming................................................................39

9.3.2 Buffered Programming ............................................................................39

Block Erase Operations .......................................................................................40

Suspend and Resume .........................................................................................41

Status Signal ....................................................................................................42

Security and Protection.......................................................................................43

9.7.1 Normal Block Locking ..............................................................................43

9.7.2 Configurable Block Locking.......................................................................44

9.7.3 OTP Protection Registers..........................................................................44

9.7.4 Reading the OTP Protection Register..........................................................44

9.7.5 Programming the OTP Protection Register ..................................................44

9.7.6 Locking the OTP Protection Register ..........................................................45

9.7.7 VPP/ VPEN Protection ..............................................................................46

10.0 ID Codes

..................................................................................................................47

11.0 Device Command Codes

...........................................................................................48

12.0 Flow Charts..............................................................................................................49

13.0 Common Flash Interface

..........................................................................................58

13.1 Query Structure Output ......................................................................................58

13.2 Query Structure Overview...................................................................................59

13.3 Block Status Register .........................................................................................60

13.4 CFI Query Identification String ............................................................................60

13.5 System Interface Information ..............................................................................61

13.6 Device Geometry Definition .................................................................................61

13.7 Primary-Vendor Specific Extended Query Table ......................................................62

Additional Information.............................................................................................65

Ordering Information

...............................................................................................66

Datasheet

December 2007

316577-06

Recommended Resources

QSC1300 power amplifier principle and maintenance

LM3875T and LM3876T high performance 40W monolithic audio power amplifier IC-01

Auto-regulating transformer modified practical circuit

Liquid level automatic control circuit.gif

Simple alcohol tester

Keychain wireless coding remote control circuit 2

RS485 pull-up resistor pull-down resistor matching resistor: In the RS485 circuit, how to determine the resistance value of the pull-up and pull-down resistors and matching resistors? I saw different opinions on the Internet~...; zzbaizhi PCB Design

Step by Step STM32: Weiyan Technology STM32 development routine package (each experiment has a detailed analysis), including the following experiments: 1. The use of iar5.2 and the LED water light, including the establis...; Justin.YC stm32/stm8

Digital KPM sensor program control steps with pictures and text: Share your experience: Graphical steps of digital KPM sensor programmingWorking principle of series resonant half-bridge with IGBT CQ1 Q2 IGBT plays the role of power output here, charging the LC reso...; 安_然 Analog electronics

A talented person tells his experience of learning analog circuit technology (reprinted): I have been studying analog chip design for microelectronics at Fudan University for five years, and I have been working for five years now. During this period, I have listened to the advice of many e...; 子诺如歌 Talking

ADC Sequencer Working Mode of DSP2812: According to the number of channels converted at one time, it can be divided into: synchronous working mode (Simultaneous sampling), sequential working mode (sequential sampling),Synchronous search Sy...; 火辣西米秀 DSP and ARM Processors

Suggestions on power and ground processing in PCB design: In PCB design, there are both digital power and analog power on the same hybrid chip. How to deal with the power and ground at this time? In addition, there are LVDS signals. How many layers of circui...; ESD技术咨询 PCB Design

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components