EEWORLDEEWORLDEEWORLD

Part Number

Search

C0805Y391M2RAC7013

Description
Ceramic Capacitor, Ceramic, 200V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.00039uF, 0805,
CategoryPassive components    capacitor   
File Size135KB,4 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

C0805Y391M2RAC7013 Overview

Ceramic Capacitor, Ceramic, 200V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.00039uF, 0805,

C0805Y391M2RAC7013 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid709658552
package instruction, 0805
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.8
capacitance0.00039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.78 mm
JESD-609 codee3
length2.1 mm
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 7 Inch
positive tolerance20%
Rated (DC) voltage (URdc)200 V
size code0805
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width1.25 mm
Product Bulletin
Fail-Safe Floating Electrode MLCC with Flexible Termination
FF-CAP
/ X7R Dielectric
Floating (Cascading) Electrode Internal Design
Outline Drawing
Product Description
The FF-CAP incorporates two existing KEMET technologies; Floating Electrode (cascading electrode
design) and Flexible Termination. The floating electrode component of these capacitors yields improved
voltage and ESD performance over standard designs, and also mitigates the risk of low IR or short circuit
failures associated with mechanical flex cracks. The flexible termination component incorporates a meas-
ure of flexibility to the capacitor, shifting flex stress away from the ceramic body and into the termination
area.
The combination of these technologies ensures an increased measure of protection from board flex,
offering up to 5mm of flex-bend capability. This provides for an enhanced level of mechanical flex crack pro-
tection for low to mid capacitance part types.
Dimensions – Millimeters (Inches)
EIA Size Metric Size
Code
Code
0603
0805
1206
1210
1812
1608
2012
3216
3225
4532
L
Length
1.6 (.063) ± 0.20 (.008)
2.1 (.083) ± 0.30 (.012)
3.3 (.130) ± 0.30 (.012)
3.4 (.134) ± 0.40 (.016)
4.6 (.181) ± 0.40 (.016)
W
Width
0.8 (.031) ± 0.15 (.006)
1.6 (.063) ± 0.20 (.008)
2.5 (.098) ± 0.20 (.008)
3.2 (.126) ± 0.30 (.021)
B
Bandwidth
0.35 (.014) ± 0.15 (.006)
0.50 (.020) ± 0.25 (.010)
0.50 (.020) ± 0.25 (.010)
0.60 (.024) ± 0.35 (.014)
S
Separation
0.70 (.028)
0.75 (.030)
-
-
-
1.25 (.049) ± 0.20 (.008) 0.05 (.020) ± 0.25 (.010)
See “Capacitance Range” tables next page for capacitor chip thickness code specification. Capacitor chip thickness dimensions are detailed in the
“Thickness Code Reference Chart” on page 4.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
F3282B 9/09
【Step into DLP】 2. DPL3010 Hardware
I. Features of DLP3010: About 10mm diagonal length; 1280 x 720 array; Data input interface is 8-bit LVDS signal, 300MHz ~ 540MHz; Control signal is serial data, write line, read line and clock line, 1...
dontium TI Technology Forum
About the peripheral and internal configuration method of the MII interface of the KSZ8893 chip
I'm currently using the triple-speed ethernet of nios with the mii phymode debugging of the ksz8893 chip. I've also added the ksz structure in hal. My nios is monitoring now, but I cannot ping the fpg...
guoxiaoliang198 FPGA/CPLD
STM32F10xUSBFullSpeedDeviceLibraryV3.1.0RC1
http://www.st.com/mcu/modules/Sp ... e_Lib_V3.1.0RC1.zipThe STM32 USB-FS-Device_Lib V3.1.0RC1 is an update of USB-FS-Device Library V3.0.1 that supports the USB Full speed in peripheral modeembedded i...
xuxu123456 stm32/stm8
Method of realizing serial communication using program: mfc, vc, win32 api
It's a procedure....
totopper Industrial Control Electronics
2016 has begun. What projects do you have in mind for this year? Come in and discuss. Both software and hardware are fine.
2016 has begun. What project ideas do you have for this year? Come in and discuss. Both software and hardware are fine. I feel that one person's strength is too weak. We need to form a team. I have be...
wugx Electronics Design Contest
Daily Question
4. In the following program, several hardware implementations are given. Which one is the possible one after the following modules are integrated?always @(posedge clock) if(A)C=B;1) Cannot be integrat...
奔跑的蜗牛 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1227  2005  2821  1905  2692  25  41  57  39  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号