Ordering Information .................................................................................................................................................................... 2
Dimensions and Patterns ― 3.2 x 2.5 mm................................................................................................................................. 14
Dimensions and Patterns ― 5.0 x 3.2 mm................................................................................................................................. 14
Dimensions and Patterns ― 7.0 x 5.0 mm................................................................................................................................. 15
Additional Information ................................................................................................................................................................ 16
Revision History ......................................................................................................................................................................... 17
Rev 1.07
Page 3 of 17
www.sitime.com
SiT3372
1 MHz to 220 MHz Ultra-low Jitter Differential VCXO
Electrical Characteristics
Table 2. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard
output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-15
-25
-35
-50
Operating Temperature Range
T_use
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.7
2.52
2.25
Pull Range
PR
Typ.
–
–
–
–
–
–
–
–
–
3.3
3.0
2.8
2.5
Max.
220
+15
+25
+35
+50
+70
+85
+95
+105
3.63
3.3
3.08
2.75
Unit
MHz
ppm
ppm
ppm
ppm
°C
°C
°C
°C
V
V
V
V
ppm
See the APR (Absolute Pull Range)
Table 11.
Contact SiTime
for custom pull range options
Voltage at which maximum frequency deviation is guaranteed
Voltage at which minimum frequency deviation is guaranteed
Contact SiTime
for other input bandwidth options
Extended Industrial
Extended Commercial
Industrial
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variations, and first year aging at 25
°C,
with VIN voltage at Vdd/2.
±15
ppm is only guaranteed for pull range up to
±100
ppm.
Frequency Range
Frequency Stability
Temperature Range
Supply Voltage
Voltage Control Characteristics
±25, ±50, ±80, ±100, ±150,
±200, ±400, ±800, ±1600,
±3200
90%
–
–
–
–
–
–
10
10
–
–
10%
–
–
1.0
–
Input Characteristics
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Startup Time
OE Enable/Disable Time
VIH
VIL
Z_in
DC
T_start
T_oe
70%
–
–
45
–
–
–
–
100
–
–
–
–
30%
-
55
3.0
3.8
Vdd
Vdd
kΩ
%
ms
µs
Measured from the time Vdd reaches its rated minimum value
f = 156.25 MHz. Measured from the time OE pin reaches
rated VIH and VIL to the time clock pins reach 90% of swing
and high-Z. See
Figure 9
and
Figure 10
Pin 2, OE
Pin 2, OE
Pin 2, OE logic high or logic low
Upper Control Voltage
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Bandwidth
Pull Range Linearity
Frequency Change Polarity
VC_U
VC_L
VC_z
V_c
Lin
–
Vdd
Vdd
MΩ
kHz
%
Positive Slope
Output Characteristics
Startup and OE Timing
Rev 1.07
Page 4 of 17
www.sitime.com
SiT3372
1 MHz to 220 MHz Ultra-low Jitter Differential VCXO
Table 3. Electrical Characteristics – LVPECL Specific
Parameter
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
RMS Period Jitter
[4]
RMS Phase Jitter (random)
Symbol
Idd
I_OE
I_leak
I_driver
VOH
VOL
V_Swing
Tr, Tf
T_jitt
T_phj
Min.
–
–
–
–
Vdd-1.15
Vdd-2.0
1.2
–
–
–
Typ.
78
53
0.15
–
–
–
1.6
225
1.0
0.225
Max.
92
61
–
33
Vdd-0.7
Vdd-1.5
2.0
290
1.6
0.270
Unit
mA
mA
A
mA
V
V
V
ps
ps
ps
Condition
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
See
Figure 5
See
Figure 5
See
Figure 6
20% to 80%, see
Figure 6
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs, pull range =
±100
ppm. Temperature
ranges -20 to 70°C and -40 to 85°C
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs, pull range =
±100
ppm. Temperature
ranges -40 to 95°C and -40 to 105°C
f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd
levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs, pull range =
±100
ppm. Temperature
ranges -20 to 70°C and -40 to 85°C
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs, pull range =
±100
ppm. Temperature
ranges -40 to 95°C and -40 to 105°C
f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, includes spurs, all
[i=s]This post was last edited by yisEEW on 2018-3-1 10:18[/i] When using TM4C123G to control RX8025 and setting the clock via I2C (reg_addr 0x00-0x06), the first three data are always missed. After s...
[i=s] This post was last edited by Kuaiyang Jiabian on 2015-1-28 11:21 [/i] Good news! The "Common Tools Software" in eeworld Download Center has been sorted out by resource experts among engineer net...
According to a report published by a market research company, the annual compound growth rate of the semiconductor industry was less than 3% from 1998 to 2002. In contrast, the growth rate of power ma...
I use 89C51 to access 24C02 but there is no response. 24C02 clock connects to P1.7, data connects to P1.6, A0 A1 A2 connects to ground. Execute function: I2C_Write(0xA0,0x01,0);I2C_Read(0xA1,0x01,&c);...
:handshake Foreign company Location: Shanghai Requirements: Bachelor degree or above, more than 5 years of experience in digital electronics and analog electronics
If you are interested, please PM me!...
1. Principle 1. Infrared emission protocol The infrared transmission protocol has been written in the previous article , so I will not repeat it here. 2. Timer counting and input capture A timer...[Details]
For STM32, there are two ways to reset the software: 1) Use the official software library The system reset function is directly provided in the stm32f10x_nvic.c file of the official software li...[Details]
The trade war between China and the United States has become the focus. The United States has begun to play the ban card against Chinese technology companies. The ZTE incident shows that if the ban...[Details]
I used STM32CubeMX V4.22.1 to generate a project including EHT and Lwip. The debugging has been abnormal. After careful inspection, the following problems were found: 1. The hardware uses LAN8720A, b...[Details]
The adoption rate of serverless
cloud
computing
is gradually increasing, but it has not yet reached people's expectations. Various surveys show that serverless
is
still
an eme...[Details]
STM32 uses FSMC to read and write CPLD programs. CPLD is hung on the address line and data line of STM32. CPLD is regarded as an off-chip RAM for reading and writing. On the board I made, CPLD is hun...[Details]
On May 16, in response to
the public opinion storm caused by
Lenovo's
"
5G
voting" incident,
Lenovo
Holdings Chairman and
Lenovo
Group Founder Liu Chuanzhi, Lenovo Gr...[Details]
STM32 has two watchdogs: independent watchdog and window watchdog. This article mainly introduces the use of independent watchdog. Independent watchdog (IDWG): driven by an independent 40KHZ low-sp...[Details]
/*----------------------------------------------- Name: IIC protocol PCF8591 AD/DA conversion Content: Use DA input, digital tube display output digital quantity, LED display analog voltage size ...[Details]
Design a program for the 51 single-chip microcomputer. It is known that the crystal oscillator frequency of the 89C51 single-chip microcomputer is 12MHz, and it is required to use T1 timing to output...[Details]
//Environment: winavr+avr studio char temp=0; ISR(TIMER1_COMPA_vect )//interrupt function { // user code here temp++; if (temp==10) temp=0; PORTA=temp; DDRA=0xff; } void ...[Details]
Semiconductor giant Intel has launched the desktop version of the 8th generation Coffee Lake architecture
Core
processor more than a month ago, and its performance is said to be 30% to 40% ...[Details]
The Arctic region has always been cut off from the outside world, and if oil workers and polar expedition personnel are in danger, they need
robots
to provide rescue work.
Sergey...[Details]