WBC-T0303AS-03-3881-CD datasheet, PDF

Datasheet> All Categories > Passive components> The resistor> WBC-T0303AS-03-3881-CD

WBC-T0303AS-03-3881-CD: DescriptionArray/Network Resistor, Center Tap, Thin Film, 0.25W, 3880ohm, 100V, 0.25% +/-Tol, -25,25ppm/Cel, 0303,; CategoryPassive components The resistor; File Size376KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

WBC-T0303AS-03-3881-CD Overview

Array/Network Resistor, Center Tap, Thin Film, 0.25W, 3880ohm, 100V, 0.25% +/-Tol, -25,25ppm/Cel, 0303,

WBC-T0303AS-03-3881-CD Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	802655674
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
Network Type	Center Tap
Number of terminals	6
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package length	0.762 mm
Package form	SMT
Package width	0.762 mm
method of packing	Tray
Rated power dissipation(P)	0.25 W
resistance	3880 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	WBC(TAPPED)
size code	0303
technology	THIN FILM
Temperature Coefficient	25 ppm/°C
Tolerance	0.25%
Operating Voltage	100 V

Preview

Download Datasheet

View All

Wire Bondable

Chip Resistors

WBC Series

•

Discrete or tapped schematics

•

MIL inspection available

•

High resistor density

IRC Advanced Film Division

IRC’s WBC series wire bondable chip resistors are ideally suited for

the most demanding hybrid application. The WBC combines IRC’s

TaNSil

tantalum nitride thin ﬁlm technology with silicon substrate processing to produce an extremely small

footprint device with the proven stability, reliability and moisture performance of IRC’s TaNSil

resistor ﬁlm.

Available in a wide range of tolerances and temperature coefﬁcients to ﬁt a variety of hybrid circuit applica-

tions. Custom resistance values, sizes and schematics are available on request from the factory.

Physical Data

R0202 - Discrete

(0.508mm ±0.025)

0.020˝ ±0.001

Electrical Data

Absolute Tolerance

Absolute TCR

Package Power Rating

(@ 70°C)

Rated Operating Voltage

(not to exceed

√

P x R )

Operating Temperature

Back contact

Noise

Substrate Material

Top contact

Substrate Thickness

Aluminum

Gold

R0202 and

T0303

B0202

Passivation

to ±0.1%

to ±25ppm/°C

250mW

100V

-55°C to +150°C

<-30dB

Oxidized Silicon

(10KÅ SiO

min)

0.010˝ ±0.001

(0.254mm ±0.025)

10KÅ minimum

15KÅ minimum

Silicon

(Gold available)

Gold

3KÅ minimum

Silicon Dioxide or

Silicon Nitride

0.004˝ min bond pad size

0.020˝ ±0.001

(0.508mm ±0.025)

B0202 - Discrete back contact

(0.508mm ±0.025)

0.020˝ ±0.001

Top contact

pad chamfered

0.004˝ min bond pad size

0.020˝ ±0.001

(0.508mm ±0.025)

T0303 - Tapped network ½R + ½R

Bond Pad

Metallization

(0.762mm ±0.025)

0.030˝ ±0.001

Backside

½R

0.030˝ ±0.001

(0.762mm ±0.025)

0.004˝ min bond pad size

General Note

IRC reserves the right to make changes in product speciﬁcation without notice or liability.

All information is subject to IRC’s own data and is considered accurate at time of going to print.

• Corpus Christi Texas 78411 USA

Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Email: afdsales@irctt.com • Website: www.irctt.com

A subsidiary of

TT electronics plc

WBC Series Issue April 2006

Recommended Resources

Power delay turn-on circuit

7-minute timer reminder circuit

Lead-acid battery charging LED emergency light circuit diagram

Automatic flush control circuit

Precision Audio Limiter

Mark identification device circuit of automatic labeling machine

[I contribute to the Xilinx Resource Center] Xilinx Spartan 3E Starter Kit platform controls 1602 LCD program: Xilinx Spartan 3E Starter Kit platform controls 1602 LCD programLCD1602 and Intel Flash Memory on Xilinx Spartan 3E Starter Kit share four data lines. The upper four bits and lower four bits are used ...; wanghongyang FPGA/CPLD

Debugging experience - Hardware: Debugging experience - Hardware Many novices fail in their experiments due to hardware failures during the initial hardware debugging process. Therefore, all software experiments will not be able to p...; tiankai001 MCU

TMS320F28335 Study Notes - ADC Controller: [p=26, null, left][color=#333333][font=Arial][b]1.What are the working modes of ADC? [/b][/font][/color][/p][p=26, null, left][color=#333333][font=Arial]Simultaneous sampling mode and sequential sampl...; cherish Microcontroller MCU

How to implement square addition and division operations using Verilog?: To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...; godjohsn FPGA/CPLD

Minimum system 6: [color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能：将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/...; liuyong1989 Power technology

2011 National Electronic Design Competition Training Materials: [i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] I hope this can help students who are participating in the electronic competition this year....; 小电阻 Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components