EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4S272KC-0060CDI

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size599KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

8N4S272KC-0060CDI Overview

LVDS Output Clock Oscillator

8N4S272KC-0060CDI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1308560379
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TRAY
maximum descent time0.45 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Nominal operating frequency622.08 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.45 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry53/47 %
LVDS Frequency-Programmable
Crystal Oscillator
IDT8N4S272
DATA SHEET
General Description
The IDT8N4S272 is a Factory Frequency-Programmable Crystal
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock
®
NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory programmed to any in the range from
15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and
supports a very high degree of frequency precision of 218Hz or
better. The extended temperature range supports wireless
infrastructure, telecommunication and networking end equipment
requirements.
Features
Fourth generation FemtoClock
®
NG technology
Factory-programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
One 2.5V, 3.3V LVDS clock output
Output enable control (positive polarity), LVCMOS/LVTTL
compatible
RMS phase jitter @ 231.25MHz (12kHz - 20MHz):
0.48ps (typical), integer PLL feedback configuration
RMS phase jitter @ 231.25MHz (1kHz - 40MHz):
0.50ps (typical), integer PLL feedback configuration
2.5V or 3.3V supply
-40°C to 85°C ambient operating temperature
Available in a lead-free (RoHS 6) 6-pin ceramic package
Block Diagram
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
Pin Assignment
DNU 1
6 V
DD
5 nQ
4 Q
OSC
f
XTAL
2
÷P
÷N
Q
nQ
nOE 2
GND 3
÷MINT,
MFRAC
25
Configuration Register (ROM)
nOE
Pulldown
7
IDT8N4S272
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4S272CCD
REVISION A OCTOBER 3, 2012
1
©2012 Integrated Device Technology, Inc.
What types of main control chips are currently used in automotive instruments in the domestic market?
What types of main control chips are currently used in automotive instruments in the domestic market?...
liucong199006 Automotive Electronics
Digital tube display problem
Hi guys, I use the timer interrupt to display the digital tube, 0-60, why is there always a diode that is not lit? Picture: The digital tube should display 02! But there is always a part missing! Can ...
yudeyinji1989 MCU
The howling of the switching power supply
I use TPS63020, the inductor is XFL4020-152 1.5uH. After power on, there is a harsh whistle........= =;;;... and it is so hot.. I disconnected it immediately.,,, I used the EN pin as the switch LAYOUT...
zgbkdlm Analogue and Mixed Signal
Do I need a hard disk recorder for a network camera?
Often customers ask how to connect network cameras and hard disk recorders. In fact, hard disk recorders are only used for analog storage, because they receive analog signals and network cameras trans...
poeipc Industrial Control Electronics
Photos of the inside of a FLUKE oscilloscope to see if there is anything we can learn from it
[color=#0000ff]I took some photos of the inside of the FLUKE1 oscilloscope to see if there is anything I can learn from it[/color]...
disheng DIY/Open Source Hardware
What are the constraints of FPGA and ARM control timing?
module fpga_arm( input clk ,input arm_cs,arm_wr,input [2:0]arm_addr ,input [15:0]arm_data ,input rst ,output test_en) ;always @(posedge clk or negedge rst)beginif (rst)cnt_enelse if (!arm_cs && !arm_w...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 987  865  705  1524  2847  20  18  15  31  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号