EEWORLDEEWORLDEEWORLD

Part Number

Search

IXD5121A433ER

Description
Power Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO6, USP-6
CategoryPower/power management    The power supply circuit   
File Size1MB,19 Pages
ManufacturerIXYS
Environmental Compliance
Download Datasheet Parametric View All

IXD5121A433ER Overview

Power Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO6, USP-6

IXD5121A433ER Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1969784879
package instructionHVSON,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL7.43
Other featuresDETECTION VOLTAGE IS 3.3V
Adjustable thresholdNO
Analog Integrated Circuits - Other TypesPOWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 codeR-PDSO-N6
length2 mm
Number of channels1
Number of functions1
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum seat height0.6 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)1 V
Nominal supply voltage (Vsup)2 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Threshold voltage nominal+3.3V
Maximum time at peak reflow temperatureNOT SPECIFIED
width1.8 mm
Product Specification
Product Specification
IXD5121/5122/5123/5124
Voltage Detector with ON/OFF Control of the Watchdog
FEATURES
Detect Voltage Range 1.6 V – 5.0 V in 0.1 V
increments
Accuracy ± 2%
Hysteresis 5% (typical)
Low Power Consumption
0.4 μA (Detect at V
IN
= 1.0 V)
0.6 µA (Release at V
IN
= 1.0 V)
Operating Voltage Range 1.0 V – 6.0 V
0
Detect Voltage Temperature Drift ±100 ppm/ C
Output Configuration - N-channel Open Drain
Watchdog with ON/OFF Control
Pre-programmed Release Time of 3.13, 50, 100,
200, and 400 ms
Pre-programmed Watchdog Time of 50, 100,
200, 400, 800, and 1600 ms
0
Operating Ambient Temperature - 40 + 85 C
Packages : USP-6C and SOT-25
EU RoHS Compliant, Pb Free
The series consists of a reference voltage source,
delay circuit, comparator, and output driver. With the
built-in delay circuit, this series does not require any
external components.
The
output is active LOW, when voltage below
V
DFL
is detected.
The EN (
pin controls the ON/OFF state of the
watchdog functions. This pin in an active state
disables the watchdog function, while the voltage
detector remains operational.
The IXD5122 and IXD5124 series have internal pull-
up/down resistors respectively that allows use these
IC with watchdog function active, while EN (
pins
are left open.
The detect voltages are internally fixed in the range
of 1.6 V to 5.0 V in 0.1 V increments.
Six watchdog timeout periods are available in a range
of 50 ms to 1.6 s.
Five release delay times are available in a range of
3.13 ms to 400 ms.
With low power consumption and high accuracy, the
series is suitable for precision mobile equipment.
The IXD5121/22/23/24 in ultra small packages are
ideally suited for high-density PC boards.
The IXD5121/22/23/24 is available in N-channel open
drain output configuration only.
These detectors are available in USP-6C and SOT-
25 packages.
APPLICATIONS
Microprocessor reset circuitry
Memory battery back-up circuits
Power-on reset circuits
Power failure detection
System battery life and charge voltage monitors
DESCRIPTION
The IXD5121/22/23/24 are highly precise, low power
consumption, CMOS voltage detectors with watchdog
function, manufactured using laser trimming
technology.
TYPICAL APPLICATION CIRCUIT
TYPICAL PERFORMANCE CHARACTERISTIC
Supply Current vs. Input Voltage
IXD5121 - 4
V
DF
= 2.7 V
IXD5121/22 Application Circuit (R
PL2
is used with IXD5121 only)
IXD5123/24 Application Circuit (R
PL2
is used with IXD5123 only)
PS037401-0615
PRELIMINARY
1
Help
library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;ENTITY count ISPORT (clk,start,reset : IN STD_LOGIC;cout : OUT STD_LOGIC_VECTOR (7 DOWNTO 0));end count;ARCHITECTURE behav of c...
woshaogang123 FPGA/CPLD
[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 55 USB Card Reader Experiment
[align=center][b][font=宋体]Chapter 55[/font] USB[font=宋体] Card Reader Experiment[/font][/b] [/align][align=left][font=宋体] In the previous chapter, we introduced how to use the STM32[font=宋体]USB[font=宋体...
正点原子 stm32/stm8
Reading data from a USB flash drive with EXFAT file system on the KEIL platform
[font=Tahoma, Helvetica, SimSun, sans-serif]I would like to ask where I can find information or code on how to use LPC2478 to read a USB flash drive with an EXFAT file system on a KEIL platform. I nee...
stevenwin_zxp ARM Technology
What is the purpose of adding a capacitor to the source and drain of a MOS tube?
In many places, we see a capacitor added to the source and drain of a MOS tube. What is the function of this capacitor?...
Knight97538 Power technology
FPGA Design Tips
...
至芯科技FPGA大牛 FPGA/CPLD
Antenna Basics-Huawei
....
btty038 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1733  2097  1257  1593  1498  35  43  26  33  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号