EEWORLDEEWORLDEEWORLD

Part Number

Search

D7344ZOV251RA21

Description
Varistor, 330V, 35J, Through Hole Mount
CategoryPassive components    The resistor   
File Size72KB,1 Pages
ManufacturerMaida Development Company
Download Datasheet Parametric View All

D7344ZOV251RA21 Overview

Varistor, 330V, 35J, Through Hole Mount

D7344ZOV251RA21 Parametric

Parameter NameAttribute value
Objectid1479736214
Reach Compliance Codecompliant
ECCN codeEAR99
Circuit maximum DC voltage330 V
Circuit RMS maximum voltage250 V
Maximum energy absorption capacity35 J
JESD-609 codee3
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeDISK PACKAGE
Resistor typeVARISTOR
surface mountNO
Terminal surfaceTIN
Terminal locationRADIAL
Terminal shapeWIRE
Operating Voltage330 V
Why is it that under Peripherals of F103VC, there are only core registers but no peripherals? How can I debug this?
I used STM32F103VC and found that I can't find the chip peripheral registers under Peripherals. What's the situation? Please give me some advice!...
guyqqcom stm32/stm8
Can the almighty gods help me find what IC this is?
Can the almighty gods help me find out what IC this is? Thank you!!!...
pcf2000 Domestic Chip Exchange
urgent!!!!!!!!!!
Does anyone know about Shenzhen "Yanxiang Intelligent Technology" company? How is the salary there? I am a fresh graduate in 2008, and I really want to know how the salary and development of undergrad...
xl7926 Embedded System
ADC12_A initialization parameters
typedef struct ADC_MemMap {union{uint16_t CTL0;struct{uint16_t SC:1; /* ADC12 Start Conversion */uint16_t ENC:1; /* ADC12 Enable Conversion */uint16_t TOVIE:1; /* ADC12 Timer Overflow interrupt enable...
火辣西米秀 Microcontroller MCU
Inverter data
[i=s] This post was last edited by paulhyde on 2014-9-15 09:23 [/i] I used it myself, it may be useful to others...
alsnice Electronics Design Contest
CPLD delays half a cycle and outputs 5 pulse signals
Hello everyone, I am a novice and would like to ask how to achieve a delay of half a cycle in CPLD to output the same pulse signal, and the output accuracy is controlled on a CLK...
zhanghuaihe01 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2573  937  1764  504  2553  52  19  36  11  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号