EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ECS-160-20-23A-JGM-TR

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size573KB,2 Pages
ManufacturerECS
Websitehttp://www.ecsxtal.com/
Environmental Compliance
Download Datasheet Parametric View All

ECS-160-20-23A-JGM-TR Overview

Parallel - Fundamental Quartz Crystal,

ECS-160-20-23A-JGM-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7168754473
package instructionSMD, 2 PIN
Reach Compliance Codecompliant
YTEOL7
Ageing5 PPM/ FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.003%
frequency tolerance20 ppm
JESD-609 codee4
load capacitance20 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency16 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical size6mm x 3.5mm x 1.1mm
Series resistance60 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Does D3DM on mobile6.5 support rotation function? The sample provided by MS does not support it!
There is a game that works in landscape mode on my machine, but data aborts in portrait mode. My machine defaults to landscape mode of 800*480, angle=0. When I switch to portrait mode, angle=90 or oth...
eq2001k Embedded System
MSP430 non-continuous IO parallel port output matrix keyboard
When I was working on msp430f5529, I found that there were not so many continuous IO ports, and only one P3 had 8 continuous ports. So I wondered if I could use discontinuous IO ports, that is, take t...
火辣西米秀 Microcontroller MCU
Problems with recording under wince
I want to make a software that can record and play voice in WinCE. The functions have been realized and can record and play voice. Waveform is used to realize it. Now I encounter a problem that when t...
liufan Embedded System
Where is the original code of mmMapIoSpace?
As the title says, which file in PB is the original code of mmMapIoSpace implemented by virtualAlloc and VirtuallCopy?...
htjsmhj Embedded System
[Technical question] How to implement low power (upf) design using FPGA?
How to implement low power (upf) design using FPGA ? Low power design is used in chip design. DC synthesis will read in upf files and generate special units, such as level shift, isolation, retention ...
eeleader FPGA/CPLD
STM Network Academy--Learning Platform Program Collection (Continuously Updated)
Support the OP! Good stuff!...
bigsmartboy stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 96  1412  1190  2716  2862  2  29  24  55  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号