EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

GRM1555C1H2R0WZ01D

Description
cap cer 2pf 50v np0 0402
CategoryPassive components    capacitor   
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance
Download Datasheet Parametric View All

GRM1555C1H2R0WZ01D Overview

cap cer 2pf 50v np0 0402

GRM1555C1H2R0WZ01D Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMurata
package instruction, 0402
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.000002 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.5 mm
length1 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance2.5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, PAPER, 7 INCH
positive tolerance2.5%
Rated (DC) voltage (URdc)50 V
size code0402
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfacePure Tin (Sn)
Terminal shapeWRAPAROUND
width0.5 mm
Masters, I want to make a 16*32 dot matrix, but I don't have a good and accurate schematic and program.
Experts, have you done this? Can you please share it with me? Schematics and programs, it would be better if you have a drawing, please help me!...
我22 Creative Market
IAR software programming and debugging issues
Hello everyone, what are the uses of IAR debugging? How to use it? Please give a detailed answer and guide steps. Thank you....
小飞侠859 Microcontroller MCU
How to define bit fields for data in a structure in C language?
Normally, if you set the size of a structure member, it should be as follows [code] typedef struct { char a:1; char b:1; char c:3; char d:3; } [/code] If you want to define an array in a structure, ho...
littleshrimp MCU
Problems with FPGA PLLs
I would like to ask you, the result of the phase-locked loop provided by FPGA is that the frequency is equal and the phase difference is constant, but is the phase difference value finally locked each...
eeleader FPGA/CPLD
I would like to ask a question about drawing a schematic
It's my first time drawing a board, and I want to make some holes on the board. These holes will serve as power input and signal output. What components should I put in these holes when drawing the sc...
lengmian1001 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2387  2834  1398  1109  280  49  58  29  23  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号