EEWORLDEEWORLDEEWORLD

Part Number

Search

2119-N1-22-40

Description
Card Edge Connector, 38 Contact(s), 2 Row(s), Female, Straight, Solder Terminal
CategoryThe connector    The connector   
File Size151KB,2 Pages
ManufacturerE Connector Solutions
Download Datasheet Parametric View All

2119-N1-22-40 Overview

Card Edge Connector, 38 Contact(s), 2 Row(s), Female, Straight, Solder Terminal

2119-N1-22-40 Parametric

Parameter NameAttribute value
Objectid1970408309
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresPOLARIZED
Connector typeCARD EDGE CONNECTOR
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch3.18 mm
Termination typeSOLDER
Total number of contacts38
UL Flammability Code94V-0
CC
S
2100 Series Card Edge Connector
.125” X .250” Contact Spacing
Features
Extra large chamfered entry
Conforms to Bell-core spec TR-TSY-00078
Extended card scoops available
Replaceable contacts
Molded in polarization available between
contact, or on contact position.
• De-population of contacts per
customer specification.
• Available in selective gold plate at contact point
• Many other custom options available, including,
but not limited to:
• Single or Both Ends Open
• Shorting Contacts
Specifications
Insulator Material: Glass filled polyester, type PBT,
94 V-O, UL Rated.
Contact Material: Phosphor Bronze Alloy
Contact Plating: Gold and/or Tin over .000050” Nickel,
(See Contact Plating Options).
Current Rating:
3 amp at 30°C
Contact Resistance:
Contact to Daughter Card:
10 m
W
max.
Insulation Resistance:
5000 M
W
min.
Dielectric Withstand Voltage:
1500 V AC
Daughter Board Insertion Force:
16 oz max. per contact pair
when tested with a .071” thick
gage.
Daughter Board Withdrawal Force:
1 oz min. per contact pair
when tested with a .054” thick
gage.
Operating Temperature:
-54
B
C to +125
B
C
R
C
NO. OF CONTACTS
R
A
Recognized under the recognized component
Program of Underwriters Laboratories, Inc.
File Numbers: E146967 and E176234
POS. / CONTACTS
06/12
10/20
12/24
16/32
18/36
20/40
22/44
25/50
28/56
30/60
36/72
38/76
40/80
43/86
50/100
51/102
56/112
60/120
A
1.011 [25.68]
1.511 [38.38]
1.761 [44.73]
2.261 [57.43]
2.511 [63.78]
2.761 [70.13]
3.011 [76.48]
3.386 [86.00]
3.761 [95.53]
4.011 [101.88]
4.761 [120.93]
5.011 [127.28]
5.261 [133.63]
5.626 [143.15]
6.511 [165.38]
6.636 [168.55]
7.261 [184.43]
7.761 [197.13]
B
0.875 [22.23]
1.375 [34.93]
1.625 [41.28]
2.125 [53.98]
2.375 [60.33]
2.625 [66.68]
2.875 [73.03]
3.250 [82.55]
3.625 [92.08]
3.875 [98.43]
4.625 [117.48]
4.875 [123.83]
5.125 [130.18]
5.500 [139.70]
6.375 [161.93]
6.500 [165.10]
7.125 [180.98]
7.625 [193.68]
C
0.625 [15.88]
1.125 [28.58]
1.375 [34.93]
1.875 [47.63]
2.125 [53.98]
2.375 [60.33]
2.625 [66.68]
3.000 [76.20]
3.375 [85.73]
3.625 [92.08]
4.375 [111.13]
4.625 [117.48]
4.875 [123.83]
5.250 [133.35]
6.125 [155.58]
6.250 [158.75]
6.875 [174.63]
7.375 [187.33]
Dimensions are in inch [mm]
For reference only, can go 1 through 60 positions.
MOUNTING STYLE
.250
[6.35]
.180
[4.57]
.610
[15.49]
.250
[6.35]
1
= Clearance Hole
2
= #4-40 Threaded Insert
3
= Flush Mount
4
= #4-40 Threaded Insert
5
= No Mounting Ear
6
= Side Mounting
WWW.ECSCONN.COM
08 Shandong Electronic Design Competition Nearly 100 Excellent Papers Collection
[i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i] This is the information in a CD sent by the Shandong Organizing Committee. As we all know, the contest papers are extremely important!...
open82977352 Electronics Design Contest
LPWA Technology Introduction and Application Prospects
1 Definition of LPWA LPWA – Lowpowerwidearea, short for low-power wide area technology, uses lower power consumption to achieve long-distance wireless signal transmission. Compared with familiar techn...
Jacktang RF/Wirelessly
Newbie, no points, urgent help, hope for help from kind people, CE soft keyboard problem
I wrote a soft keyboard program using evc4.0. It is based on a dialog box. Clicking the button simulates the key message keybd_event. Everything is normal when debugging on the simulator, but when I t...
nibian Embedded System
The corresponding chip model cannot be found when building an FPGA project
I installed the 11.0 version, but only some of the models are not available. What's the situation?...
hanjiangxue1991 FPGA/CPLD
Design Case 01 Marquee
Design Case 01 Marquee Functional DescriptionPulse width modulation (PWM) is a very effective technology for controlling analog circuits using the digital output of microprocessors. It is widely used ...
mdy-吴伟杰 DIY/Open Source Hardware
[TI DLP Creative Collection] + Application of screenless display in industry
Starting point of creativity: DLP intelligent use of light can give birth to disruptive new solutions. These solutions will replace traditional physical, chemical or other "high-contact" technologies ...
dwdsp TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1758  1580  1258  2760  2242  36  32  26  56  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号