EEWORLDEEWORLDEEWORLD

Part Number

Search

531MA149M000DG

Description
LVPECL Output Clock Oscillator, 149MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531MA149M000DG Overview

LVPECL Output Clock Oscillator, 149MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA149M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codeunknow
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency149 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
FPGA Introduction: PS2 Interface (Send and Receive, Attached)
Regarding the PS2 interface, the receiving module has been given above. As for the sending module, Xiaoyu spent a long time, about two weeks. During this period, Xiaoyu made a very serious problem. PS...
DSP16 FPGA/CPLD
18V to 15V (BUCK)
I would like to ask an expert how to convert the buck circuit from 18V to 15V with a current of 300 mA. . . . Is it possible?...
尘埃13 Analogue and Mixed Signal
Implementation of DPD based on MicroBlaze
Implementation of DPD based on MicroBlaze DPD simulation as shown in Figure C MATLAB DPD before...
phdwong FPGA/CPLD
Aren't timing signals and clock pulse signals different?
I was confused when reading the book on computer organization principles. Isn't the timing signal just a series of regular pulse signals? Is there any difference between T1, T2...Tn? It also says that...
dzwwk Embedded System
Vxworks dynamic library settings problem
When debugging the evaluation version of Wind River Workbench3 and following the above steps to RTP, DEBUG always reports shared object "libProdConsSL.so" not found. Friends who have just learned VxWo...
ubrownie Real-time operating system RTOS
【Book Collection】Basics of ASIC Design Technology
[tr][td][b]Table of Contents[/b][/td] [/tr][tr][td] Chapter 1 Integrated Circuit Design Methods and Design Tools 1.1 Original Manual Design 1.2 Computer-Aided Design 1.3 CAE Workstation and Electronic...
wzt FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1407  1733  1517  1448  130  29  35  31  30  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号