EEWORLDEEWORLDEEWORLD

Part Number

Search

PRA100C3-5K17BWNT31

Description
Array/Network Resistor, Bussed, Thin Film, 0.1W, 5170ohm, 50V, 0.1% +/-Tol, -10,10ppm/Cel, 1206,
CategoryPassive components    The resistor   
File Size80KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PRA100C3-5K17BWNT31 Overview

Array/Network Resistor, Bussed, Thin Film, 0.1W, 5170ohm, 50V, 0.1% +/-Tol, -10,10ppm/Cel, 1206,

PRA100C3-5K17BWNT31 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid981126498
package instructionSMT, 1206
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL7.9
structureChip
JESD-609 codee2
Network TypeBussed
Number of terminals6
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length3 mm
Package formSMT
Package width1.6 mm
method of packingTR
Rated power dissipation(P)0.1 W
resistance5170 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPRA (CNW)
size code1206
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceTin/Silver (Sn/Ag) - with Nickel (Ni) barrier
Tolerance0.1%
Operating Voltage50 V
PRA 100, 135, 182 (CNW)
Vishay Sfernice
High Precision Resistor Chip Arrays
FEATURES
High stability passivated nichrome resistive
layer 0.02 % on ratio, 1000 h at Pn at + 70 °C
Tight TCR (10 ppm/°C) and TCR tracking
(to 1 ppm/°C)
Very low noise < 35 dB and voltage coefficient
< 0.01 ppm/V
Ratio tolerance to 0.01 % (R
200R)
Pre-tinned terminations over nickel barrier
High temperature option (200 °C)
SMD wraparound chip resistor array
Compliant to RoHS directive 2002/95/EC
PRA arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 1 ppm/°C TCR tracking, a ratio tolerance as tight as
0.01 % and outstanding stability. They are available in 1 mm,
1.35 mm and 1.82 mm pitch.
TYPICAL PERFORMANCE
ABS
TCR
TOL
10 ppm/°C
ABS
0.1 %
TRACKING
2 ppm/°C
RATIO
0.05 %
DIMENSIONS
Suggested Land Pattern
R
S
R
P
Q
F
A
I: Independent resistors
E
Termination
Electrical diagram
R1
R2
R7
R8
DIM.
A
B
C
D
E
(1)
F
G
P
Q
R
S
PRA 100
mm
1.6
0.4
0.65
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 135
mil
63
16
mm
1.85
0.4
1.05
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 182
mil
72
16
41
10
mm
3.0
0.4
1.3
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.35
- 0.15
B
D
C
F
G
mil
118
16
51
10
Number
of resistors:
2 to
8
R1 = R2 = ... R8
25.5
10
0.25
0.25
0.25
E = (N x F) ± 0.2 mm
1
0.4
+ 0.1
-0
E = (N x F) ± 8 mil
53.1
15
41.3
12
40
31.5
1.82
0.4
+ 0.1
-0
C: One common point
N
resistors
R1
E
40
15
27.5
12
40
23.5
1.35
0.4
+ 0.1
-0
72
15
59.8
12
40
70.8
B
C
D
A
R2
R7
R8
0.7
0.3
1
0.6
1.05
0.3
1
0.8
1.52
0.3
1
1.8
F
G
Note
(1)
E depends on number of resistors
* Pb containing terminations are not RoHS compliant, exemptions may apply
** Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
www.vishay.com
66
For technical questions, contact:
sfer@vishay.com
Number
of resistors:
2 to
8
R1 = R2 = ... R8
Document Number: 53033
Revision: 17-Aug-09
$89 FPGA development board trial storm hits
$89 FPGA development board trial storm hits...
phdwong FPGA/CPLD
(Repost) Use of the National Standard Font Library
National standard font display http://hi.baidu.com/liangsir168/blog/item/0592c515ad722112c93d6d1a.htmlDot matrix fonts in UCDOS: HZK12, HZK16, HZK24, ASC12, ASC16How to use a large number of Chinese c...
zhouning201 MCU
LED application advantages and existing problems
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] [hide] In the world's electricity usage structure, lighting electricity accounts for about 19% of the total electricity consumpt...
探路者 Mobile and portable
There are a lot of questions recently, please don't mind.
As shown in the figure below, the reference is the typical schematic diagram of SP232E Attached is the data sheet of SP232E. I want to ask a few basic questions: 1. Is this the end of the connection? ...
呜呼哀哉 Analog electronics
How to solve the while ((IFG1 & UTXIFG0)==0); stop?
Initialization function: void S_Init() { P6SEL&=~(SCK+SDA+SVCC); //Select P6.3 P6.4 as IO port output, P6.5 input P6DIR|=(SCK+SVCC); P6DIR&=~SDA; BCSCTL1=(XT2OFF+RSEL2); //Turn off XT2, 1MHz DOC DCOCT...
BADBOSS Microcontroller MCU
Top-level modules instantiate a good style
When instantiating the top-level module of Verilog, it is best to annotate the signal input and output, so that it is easy to understand. trn_clk( trn_clk_c ), // I 0 e+ V! r8 j; t1 `3 L.trn_reset_n( ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1639  1253  1007  1211  1293  34  26  21  25  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号