530EB982M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EB982M000DG

530EB982M000DG: DescriptionLVPECL Output Clock Oscillator, 982MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB982M000DG Overview

LVPECL Output Clock Oscillator, 982MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB982M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	982 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Thyristor overcurrent protection circuit 5

TDA2030A power amplifier circuit diagram

Differential amplifier circuit with adjustable voltage gain and common mode rejection ratio

FM transmitter circuit 05

Inverter circuit 5

A fryer control circuit

2-way temperature setting - 2-way output - 1-way over-temperature alarm: 2-way temperature setting - 2-way output - 1-way over-temperature alarm [[i] This post was last edited by Yongxinsixiang on 2012-10-7 08:45 [/i]]...; 用心思考 51mcu

Can I use TI's official ccdebuger to debug the CC430 microcontroller?: I saw this on the official websitebut SmartRF has cc430...; lidonglei1 Wireless Connectivity

Autodesk EAGLE Trial Record: [i=s]This post was last edited by bigbat on 2019-2-2 15:51[/i] Today I thought I should learn more about PCB design software, so I downloaded [color=#666666][font=Arial, Helvetica][size=13px]Autodesk ...; bigbat PCB Design

430 Tracking Program: #include #define TR_1_H P1IN|=BIT1 //P1.1 #define TR_1_L P1IN=~BIT1 //P1.1 #define TR_2_H P1IN|=BIT2 //P1.2 #define TR_2_L P1IN=~BIT2 //P1.2 #define TR_3_H P1IN|=BIT3 //P1.3 #define TR_3_L P1IN=~BIT3 ...; Widic Microcontroller MCU

Please explain the working principle of the drive and self-locking circuit: Please explain the working principle of the drive and self-locking circuit eeworldpostqq...; chilezhima Power technology

Line and field signal loss: When using DS90UR241/124, the input signals VS HS CLK RGB, etc. are all normal, but the VS HS CLK obtained after passing through DS90UR241/124 has a slope when observed on an oscilloscope, causing the...; AudreyHYP Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components