508-010R1%7D datasheet, PDF - EEWORLD Datasheet

508-010R1%7D: DescriptionRESISTOR, METAL GLAZE/THICK FILM, 0.5W, 1%, 100ppm, 10ohm, SURFACE MOUNT, 2010, CHIP; CategoryPassive components The resistor; File Size144KB，3 Pages; ManufacturerVitrohm Portuguesa LDA

Download Datasheet Parametric View All

508-010R1%7D Overview

RESISTOR, METAL GLAZE/THICK FILM, 0.5W, 1%, 100ppm, 10ohm, SURFACE MOUNT, 2010, CHIP

Parameter Name	Attribute value
Objectid	1629275845
package instruction	CHIP
Reach Compliance Code	unknown
ECCN code	EAR99
Manufacturer's serial number	RGC
Installation features	SURFACE MOUNT
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TAPE, BLISTER
Rated power dissipation(P)	0.5 W
resistance	10 Ω
Resistor type	FIXED RESISTOR
size code	2010
surface mount	YES
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	100 ppm/°C
Terminal shape	WRAPAROUND
Tolerance	1%

JJG52-1999 Verification procedures for spring tube type general pressure gauges, pressure vacuum gauges and vacuum gauges: JJG52-1999 Verification procedures for spring tube type general pressure gauges, pressure vacuum gauges and vacuum gauges...; 天天向上 Test/Measurement

Shanghai recruits several Korean-speaking technical support engineers with a starting salary of 10,000: Position prefers a Bachelor of Science Degree in Computer Science, Engineering, or equivalent industry related experience. Familiarity with Customer Service Technical Support and/or customer facing/or...; guoluren200907 Recruitment

Chuangrui Communication Technology (Shanghai) recruits embedded software engineers: Senior Software Engineer (Network Protocol Software) Atheros Communications is a leading developer of semiconductor system solutions. The Atheros software development team is looking for an individual...; turtle_haha Embedded System

What will cause the following failure of CD54HCT00F3A?: As shown in the figure, we use the first NAND gate of CD54HCT00F3A to receive the input signal, and the output of the second NAND gate is used as the chip select signal (CS is low valid). When point 1...; twl99 Analogue and Mixed Signal

Hardware implementation of a clock and power management controller: Abstract: This paper describes the working principle of a chip clock and power management controller, divides the modules, implements the design using hardware description language, and uses Synopsys'...; liede FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components