EEWORLDEEWORLDEEWORLD

Part Number

Search

FMXMC3S2106JDB-50.000000MTR

Description
Parallel - Fundamental Quartz Crystal, 50MHz Nom, SMD, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size338KB,1 Pages
ManufacturerFrequency Management International
Environmental Compliance
Download Datasheet Parametric View All

FMXMC3S2106JDB-50.000000MTR Overview

Parallel - Fundamental Quartz Crystal, 50MHz Nom, SMD, 2 PIN

FMXMC3S2106JDB-50.000000MTR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1312666815
package instructionSMD, 2 PIN
Reach Compliance Codecompliant
Other featuresTR
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.001%
frequency tolerance50 ppm
load capacitance6 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical size5mm X 3.2mm X0.9mm
Series resistance40 Ω
surface mountYES
FMXMC3S2
SERIES
Microprocessor Crystals
Surface Mount Ceramic Pkg.
Micro 5 x 3.2, 2-Pad / Ultra Thin
High Reliability
Tight Stability
Actual Size
CERAMIC SMD 5x3.2
SPECIFICATIONS
Issue 3 - 08212015
Parameter
Frequency Range
Operation Mode
Load Capacitance (CL)
Frequency Tolerance
Temperature Tolerance
Operating Temperature
Storage Temperature
Equivalent Series Resistance (ESR)
Shunt Capacitance (C0)
Drive Level
Aging @ 25°C
Insulation Resistance
Reflow Conditions
All specifications subject to change without notice.
Specification
8.00 - 150.00 MHz
See Operation Mode and ESR Table
18 pF Std., 6 - 60 pF and Series available
±30 ppm @ 25°C Std. (See Cal. Tol. for Options)
±50 ppm Std. (See Temp. Tol. for Options)
0 to +70°C Std. (See Temp. Range for Options)
-40 to +85°C / -55 to +125°C
See Operation Mode and ESR Table
7 pF max.
10 µW typical, 300 µW max
±5 ppm per year max.
500MΩ min. at 100V
DC
±15V
260°C ±10°C for 10sec max., 2 reflows max.
5 x 3.2 CERAMIC SMD
OPERATION MODE AND ESR TABLE
Frequency (MHz)
8.00 - 10.00
10.01 - 12.00
12.01 - 20.00
20.01 - 50.00
40.00 - 150.00
Mode
Fundamental
Fundamental
Fundamental
Fundamental
3rd Overtone
Max. ESR (Ohms)
100
80
60
40
80
STANDARD MARKING
XXX.XXXM
FMI YYWW
XXX.XXXM FREQUENCY in MHz
FMI, Date Code
Recommended Solder Pad Layout
NOTE: Standard Specifications for product indicated in
color
Dimensions: millimeters
PART DESCRIPTION SYSTEM
FMXM C3S2 1 18 H J A
-
XX.XXXXXXM
-
CM
Product Family
MicroP Crystal
Package
Ceramic SMD
3.2x5 mm, 2 Pad
Mode
1 - Fundamental
3 - 3rd Overtone
Load Cap. (CL)
18 - Standard (pF)
00 - Series
XX - Custom (pF)
Cal. Tol. @ 25°C
D ±10 ppm
E ±15 ppm
F ±20 ppm
H ±30 ppm
J ±50 ppm
K ±100 ppm
X Custom
Temp. Tol.
D ±10 ppm
E ±15 ppm
F ±20 ppm
H ±30 ppm
J ±50 ppm
K ±100 ppm
X Custom
Frequency (MHz)
Temp. Range
A 0 to 70 °C
B -20 to 70 °C
C -40 to 85 °C
D -10 to 50 °C
E -10 to 60 °C
F -30 to 60 °C
J 0 to 50 °C
X Custom
Options
TR - Tape & Reel
PD - Parameter Data
TD - Temp. Data
CM- Custom Mark
BLANK - None Req’d.
1-800-800-XTAL
[9825]
www.fmi-inc.com
16
Antique surveillance camera
It detects vibration or other acceleration, and then automatically sends a text message to the owner on the phone to remind him. Or if there is abnormal movement such as loss, it can also send a text ...
JFET Wireless Connectivity
TMS320F2802 series PWM output
I have a question for you guys. Can the PWM output pin of TMS320F2802 series directly output voltage? Is an external integrator circuit needed for conversion?...
kelywu MCU
When will the gifts redeemed from TI Mall be shipped?
When will the gifts redeemed from TI Mall be shipped?...
EricCheng Talking
What is the minimum high level value of DSP (reset circuit)?
I read in the manual that the minimum high level of DSP is 2.4V. Is it the same for the reset signal XRS? If you design an RC reset circuit, with the upper resistor connected to 3.3V and the series ca...
安_然 DSP and ARM Processors
Some student entries in the XILNX Cup National College Innovation Competition (2)
WCDMA Digital Frequency Domain Interference Canceller-Beijing University of Posts and Telecommunications...
songbo FPGA/CPLD
Analog CMOS Integrated Circuit Design (Razavi)
Page 14 of the book says: "Assuming that when Vgs=Vth, the NMOS substrate is inverted, then the inversion charge density caused by the gate oxide capacitance Cox is proportional to Vgs minus Vth." My ...
BasaraTama Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 443  1294  2440  2395  261  9  27  50  49  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号