EEWORLDEEWORLDEEWORLD

Part Number

Search

CHV5550A1K0272JCB

Description
Ceramic Capacitor, Ceramic, 1000V, C0G, -/+30ppm/Cel TC, 0.0027uF, 5550
CategoryPassive components    capacitor   
File Size35KB,4 Pages
ManufacturerCal-Chip Electronics
Environmental Compliance  
Download Datasheet Parametric View All

CHV5550A1K0272JCB Overview

Ceramic Capacitor, Ceramic, 1000V, C0G, -/+30ppm/Cel TC, 0.0027uF, 5550

CHV5550A1K0272JCB Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1191962634
package instruction, 5550
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.0027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
JESD-609 codee4
length14 mm
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance5%
Rated (DC) voltage (URdc)1000 V
size code5550
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
width12.7 mm
Cal-Chip
I
NTRODUCTION
Electronics, Incorporated
H
ANDLING
CHV S
ERIES
High Voltage Ceramic Chip Capacitors
Cal-Chip Electronics, Incorporated operates a policy of continu-
ous development for its ranges of Multilayer Ceramic Capacitors.
Our unique construction process ensures excellent volumetric
efficiency and stability of capacitance with temperature.
High Voltage Chip MLC’s have extended values in the 500V
series to those previously offered, together with. totally new
1kV and 2kV to 5kV ranges.
Ceramics are dense, hard, brittle and abrasive materials. They
are liable to suffer mechanical damage in the form of chips or
cracks, if improperly handled.
MLC’s should never be handled with metallic instruments.
D
IELECTRIC
C
HARACTERISTICS
Dielectric classification:
Rated temperature range:
Maximum capacitance change
over temperature range
Tangent of loss angle (tan
δ)
COT
X7R
Ultra Stable
-55°C to + 125°C
0±30ppm/°C
Cr>50pF≤0.0015
Cr≤KpF=0.0015 (15+0.7)
Cr
100GΩ or
1000s
<10pF ±0.25, ±0.5pF
≥10pF
±1, ±2, ±5, ± 10%
1.5 x rated volts
1.5 x rated volts
55/125/56
Zero
Z5U
Stable
-55°C to +125°C
±15%
≤0.025
General Purpose
+10°C to +85°C
+22 to -56%
<0.030
Insulation resistance (Ri)
Time Constant (Ri X Cr)
(whichever is less)
Capacitance tolerance
Proof
Voltage
500V
≥1kV
100GΩ or
1000s
+5%, ±10%, ±20%
1.5 x rated volts
1.25 x rated volts
55/125/56
1 % per time decade
10GΩ or
100s
±20%, -20+80%
1.5 x rated volts
25/085/56
6% per time decade
Climatic category (IEC)
Aging characteristic (Typ.)
S
URFACE
M
OUNT
C
HIP
C
APACITORS
O
RDERING
I
NFORMATION
E
XAMPLE
:
Chip Type
Type No/Size Ref
Termination Options
F=Silver Palladium
N=Nickel Barrier
A=High Leach Resistant Silver Palladium
Voltage d.c.
500=500V
1k0=1kV
2k0=2kV
Packaging
B=Bulk Pack
T=178mm(7" reel)
Dielectric Code
C=COG, X=X7R, Z=Z5U
Capacitance Tolerance
Code
3k0=3kV
4k0=4kV
5k0=5kV
CHV
3640
N
1.0
103
K
X
T
Capacitance Code
22
How to program TMS570?
As the title says, how to burn the application program into the internal flash of the MCU without modifying the on-chip bootloader? After generating the hex file, can the Flash Burn Utility still be u...
qingzhudejingzi Microcontroller MCU
Xilinx platform DDR3 design tutorial comprehensive chapter_Chinese version tutorial.pdf
Xilinx platform DDR3 design tutorial comprehensive chapter_Chinese version tutorial.pdf...
zxopenljx FPGA/CPLD
Ofweek Talent Network recruitment and job search results, let's talk about it
I would like to ask if you have used ofweek.com to recruit or apply for professional and technical positions. How effective is it? I accidentally learned about this website and wanted to do a survey t...
研究院hr Talking about work
EEWorld invites you to disassemble (fifth issue): dismantle power strips to learn circuits
Hi, everyone~~ The much-anticipated "Invite You to Disassemble" event is here again~~ In the past, our power strips were just multiple two-hole and three-hole sockets, which could be simply extended t...
okhxyyo Power technology
Everyone, please share your opinions
If your unit has to hold several meetings every day and share everything it does, would you find it offensive?...
kemasz Talking
The first pit of domestic FPGA chip Sipeed Tang Nano 4K running routine
I don’t know why I always get stuck on running routines when playing with boards recently. Last time it was the Pingtou Ge Bluetooth MESH board, and this time it was the Sipeed Tang Nano 4K board. Aft...
littleshrimp Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 368  90  2455  251  547  8  2  50  6  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号