EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61SP25616

Description
256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM
File Size123KB,15 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Download Datasheet View All

IS61SP25616 Overview

256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM

IS61SP25616
IS61SP25618
256K x 16, 256K x 18 SYNCHRONOUS
PIPELINED STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-Pin TQFP and
119-pin PBGA package
• Single +3.3V, +10%, -5% power supply
• Power-down snooze mode
ISSI
®
APRIL 2001
DESCRIPTION
The
ISSI
IS61SP25616 and IS61SP25618 is a high-speed
synchronous static RAM designed to provide a burstable,
high-performance memory for high speed networking and
communication applications. It is organized as 262,144
words by 16 bits and 18 bits, fabricated with
ISSI
's
advanced CMOS technology. The device integrates a 2-bit
burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-8,
BW2
controls DQ9-16, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all
bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-5
5
10
100
Units
ns
ns
MHz
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1
Please help, how to download the program to HCS08?
Help, how to download the program to HCS08, can I run the project directly with the emulator, and can I also use the emulator to load other downloaded files?...
hfzhong NXP MCU
What are the sensor selection indicators?
[align=left][color=rgb(62, 62, 62)]1[b]Sensor static characteristics[/b][/color][/align][p=25, null, left][color=rgb(62, 62, 62)][b]Sensor static characteristics refer to the relationship between the ...
qwqwqw2088 Analogue and Mixed Signal
When power saving is required, how should the LCD screen's SEG pin, COM pin, VLVD1-3, and VLCDH related configurations be configured?
When power saving is required, how should the following configurations related to the LCD screen (1) SEG pin (2) COM pin (3) VLVD1-3 VLCDH be configured?1. YOU 2、OUT 3、ADS 4. PU pull-up 5. PD pull-dow...
一沙一世 stm32/stm8
Is there a manual with a complete list of registers?
Is there a manual with a complete list of registers? I looked it up in the official manual, and it only told me that ADC10CTL0 is a control register, but it didn't tell me what it controls. Where can ...
uotiahub Microcontroller MCU
There is always an error after the project is run
I am a novice in ARM. I wrote several examples according to the examples in the book, but the same error occurred. Error description: After the make is passed, an error message appears after running t...
zhanggz02111 Embedded System
[New version of Bluesun AB32VG1 RISC-V development board] - 1: From "New" to "0 errors, 0 warnings."
[i=s]This post was last edited by MianQi on 2021-8-9 22:00[/i]From "New" to "0 errors, 0 warnings.", you need to go through three installations, all of which are related to "SDK Manager":New:At this t...
MianQi Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 704  2173  555  2289  1444  15  44  12  47  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号