EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-32.0000MHZ-10-D1U-L2-T

Description
Parallel - 3Rd Overtone Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size2MB,4 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-32.0000MHZ-10-D1U-L2-T Overview

Parallel - 3Rd Overtone Quartz Crystal,

ABL-32.0000MHZ-10-D1U-L2-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7202335137
package instructionHC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.6
Other featuresAT-CUT; TR
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.001%
frequency tolerance10 ppm
JESD-609 codee3
load capacitance10 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance80 Ω
surface mountYES
Terminal surfaceBright Tin (Sn) - annealed
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed
and not Moisture Sensitive - MSL = N/A: Not Applicable
Pb
RoHS/RoHS II
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• High-precision TCXO and clock applications
• Microprocessors
STANDARD SPECIFICATIONS:
Parameters
Frequency Range
Minimum
3.579545
3.579545
Operation mode
24.01
24.01
Operating Temperature
Storage Temperature
Frequency Tolerance
Frequency Stability over the Operating
Temperature ( ref. to +25°C)
Equivalent series resistance (R1)
Shunt capacitance (C0)
Load capacitance (CL)
Drive Level
Aging @ 25°C per year
Insulation Resistance
Drive Level Dependency (DLD,
Minimum 7 points tested: from 1µW to
500µW)
0
-55
-50
-50
See table 1 below
7
18
100
500
±10
25% of Max
ESR
Max ESR in
Table 1
1000
±5
Typical
Maximum
70
24.0
70.00
50.00
+70
+125
+50
+50
ºC
ºC
ppm
ppm
pF
pF
µW
ppm
MΩ
ppm
MHz
Fundamental AT-
cut (Standard)
3
rd
OT AT-cut
(Standard)
Fundamental AT-
cut or BT-cut (See
options)
See options
See options
See options
Units
Notes
See options
@ 100Vdc ± 15V
Δfrequency
(Max –
Min)
ΔESR
(Max – Min)
Max ESR over DLD
range
Table 1
Frequency (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR(Ω) max.
180
120
100
80
60
50
40
100
80
5101 Hidden Creek Lane Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sale please visit:
www.abracon.com
REVISED: 11.8.2016
ABRACON IS
ISO9001-2008
CERTIFIED
ABRACON IS
LL C
Matthew Effect
The Matthew Effect refers to the phenomenon that the strong become stronger and the weak become weaker. It is widely used in the fields of social psychology, education, finance and science. The Matthe...
白丁 Talking
Any integer frequency division, duty cycle is 50% (VHDL)
[size=6]--Hope it can be helpful to everyone[/size] --**************************************-- --Program name: arbitrary integer division, duty cycle is 50% --**************************************-- ...
Sea_eeworld FPGA/CPLD
Altium Designe Tutorial Collection (very good resource)
[i=s]This post was last edited by a523248304 on 2014-11-7 11:56[/i]Someone sent this to me, I’m sharing it with you guys so you can get to know me better… :sexy: In addition, if engineers need PCB pac...
a523248304 PCB Design
Questions about the RSL10-002GEVB schematic
The board's documentation EVBUM2529-D contains a schematic diagram. However, when using AD, I want to know what the analog power supply and reference voltage are, and I can't find the ultimate source ...
dql2016 onsemi and Avnet IoT Innovation Design Competition
Normal I/O input clock uses DCM
If the external input clock is used in the Xilinx V5 board subroutine, clk=36.15MHz, and now a clock of 36.15*6=216.9MHz is needed for operation, how to generate this clock? Please guide. NET "clk" CL...
撼地神牛 FPGA/CPLD
TI revolutionizes car access with Bluetooth low energy technology
CC2640R2F-Q1Automotive-Qualified SimpleLink 32-bit Arm Cortex-M3 Low Energy Bluetooth Wireless MCUSimpleLink Low Energy Bluetooth CC2640R2F Wireless MCU LaunchPad Development Kit...
Jacktang Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2459  687  1743  2735  880  50  14  36  56  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号