FMXMC3S118JJJ-20.100000M datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> FMXMC3S118JJJ-20.100000M

FMXMC3S118JJJ-20.100000M: DescriptionParallel - Fundamental Quartz Crystal, 20.1MHz Nom, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN; CategoryPassive components Crystal/resonator; File Size136KB，1 Pages; ManufacturerFrequency Management International; Environmental Compliance

Download Datasheet Parametric View All

FMXMC3S118JJJ-20.100000M Overview

Parallel - Fundamental Quartz Crystal, 20.1MHz Nom, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

FMXMC3S118JJJ-20.100000M Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1313443908
package instruction	ROHS COMPLIANT, CERAMIC, SMD, 4 PIN
Reach Compliance Code	compliant
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.005%
frequency tolerance	50 ppm
load capacitance	18 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	20.1 MHz
Maximum operating temperature	50 °C
Minimum operating temperature
physical size	L5.0XB3.2XH1.0 (mm)/L0.197XB0.126XH0.039 (inch)
Series resistance	40 Ω
surface mount	YES

Preview

Download Datasheet

View All

FMXMC3S

SERIES

Microprocessor Crystals

Surface Mount Ceramic Pkg.

Micro 5 x 3.2 / Ultra Thin

High Reliability

Tight Stability

Actual Size

CERAMIC SMD 5x3.2

SPECIFICATIONS

Issue 5 - 07252012

Parameter

Frequency Range

Operation Mode

Load Capacitance (CL)

Frequency Tolerance

Temperature Tolerance

Operating Temperature

Storage Temperature

Equivalent Series Resistance (ESR)

Shunt Capacitance (C0)

Drive Level

Aging @ 25°C

Insulation Resistance

Reflow Conditions

All specifications subject to change without notice.

Specification

8.00 - 150.00 MHz

See Operation Mode and ESR Table

18 pF Std., 6 - 60 pF and Series available

±30 ppm @ 25°C Std. (See Cal. Tol. for Options)

±50 ppm Std. (See Temp. Tol. for Options)

0 to +70°C Std. (See Temp. Range for Options)

-40 to +85°C / -55 to +125°C

See Operation Mode and ESR Table

7 pF max.

10 µW typical, 300 µW max

±5 ppm per year max.

500MΩ min. at 100V

±15V

260°C ±10°C for 10sec max., 2 reflows max.

5 x 3.2 CERAMIC SMD

5.0

0.2

1.0

MAX.

3.2

0.2

0.9

1.4

2.6

OPERATION MODE AND ESR TABLE

Frequency (MHz)

8.00 - 10.00

10.01 - 12.00

12.01 - 20.00

20.01 - 50.00

40.00 - 150.00

Mode

Fundamental

3rd Overtone

Max. ESR (Ohms)

100

1.3

Recommended

Land Pattern

1.5

2.4

3.9

STANDARD MARKING

XXX.XXXM

FMI YYWW

XXX.XXXM FREQUENCY in MHz

FMI, Date Code

#2 / #4: connected to lid

#1 / #3: connected to crystal

PIN FUNCTION TABLE

Function

Crystal

Ground

Crystal

Ground

NOTE: Standard Specifications for product indicated in

color

Dimensions: millimeters

PART DESCRIPTION SYSTEM

FMXM C3S 1 18 H J A

XX.XXXXXXM

Product Family

MicroP Crystal

Package

Ceramic SMD

3.2x5 mm

Mode

1 - Fundamental

3 - 3rd Overtone

Load Cap. (CL)

18 - Standard (pF)

00 - Series

XX - Custom (pF)

Cal. Tol. @ 25°C

D ±10 ppm

E ±15 ppm

F ±20 ppm

H ±30 ppm

J ±50 ppm

K ±100 ppm

X Custom

Temp. Tol.

D ±10 ppm

E ±15 ppm

F ±20 ppm

H ±30 ppm

J ±50 ppm

K ±100 ppm

X Custom

Frequency (MHz)

Temp. Range

A 0 to 70 °C

B -20 to 70 °C

C -40 to 85 °C

D -10 to 50 °C

E -10 to 60 °C

F -30 to 60 °C

J 0 to 50 °C

X Custom

Options

TR - Tape & Reel

PD - Parameter Data

TD - Temp. Data

CM- Custom Mark

BLANK - None Req’d.

1-800-800-XTAL

[9825]

www.fmi-inc.com

Recommended Resources

gun sound effect generator

TDA2005 power amplifier circuit diagram

YN5048 (electric fan) infrared remote control coding circuit

Bootstrap boost switching power supply circuit diagram

23.2-700HZ adjustable high-pass filter circuit diagram

Desktop computer switching power supply circuit diagram

Can a 5V crystal oscillator be connected in series with a resistor for use with a 3.3V CPLD?: [i=s] This post was last edited by tcxz111 on 2016-12-13 09:36 [/i] The 5V crystal oscillator is used for the CAN controller. Due to timing reasons, it is hoped that the CPLD and the CAN controller ca...; tcxz111 FPGA/CPLD

An even number of NOT gates with a short delay prevents optimization issues: I want to ask, if I write a VHDL program that uses an even number of NOT gates to perform a short delay and then output, what is the statement that can be added to the synthesis constraint comment par...; eeleader FPGA/CPLD

ON Semiconductor's 0.55mm package DC/DC converter is suitable for portable devices: ON Semiconductor has launched the NCP1526 synchronous DC/DC step-down converter , which integrates a low-noise low-dropout regulator ( LDO ) and adopts a unique 0.55mm ultra-thin DFN package , which i...; fighting Analog electronics

Factors and methods to consider when selecting Xilinx chips: Factors and methods to consider when selecting Xilinx chips...; ttllf FPGA/CPLD

FPGA programming failed: PCBA related voltage test is normal: The attached page appears, what is the reason? [img=0,1]file:///C:\Users\Administrator\AppData\Roaming\Tencent\Users\164484884\QQ\WinTemp\RichOle\0PHPASDMZ~%H)NZ5X...; dsun512 FPGA/CPLD

I think the company is wasting money hiring me: The company I'm working for now is quite strange. When they have something for me to do, they rush me to death. After the circuit and board are drawn, the various processes are delayed to death when s...; lingking Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components