ICS663MI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> ICS663MI

ICS663MI: DescriptionIC pll building block 8-soic; Categorysemiconductor Analog mixed-signal IC; File Size147KB，7 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

ICS663MI Overview

IC pll building block 8-soic

ICS663MI Parametric

Parameter Name	Attribute value
Datasheets
ICS663
Product Photos
8-SOIC
8-SOIC
PCN Obsolescence/ EOL
Multiple Devices 13/May/2009
PCN Design/Specificati
Copper Wire 30/Jul/2013
Standard Package	97
Category	Integrated Circuits (ICs)
Family	Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers
Packaging	Tube
Type	Phase Lock Loop (PLL)
PLL	Yes
Inpu	CMOS
Outpu	CMOS
Number of Circuits	1
Ratio - Inpu	Outpu
Differential - Inpu	Outpu
Frequency - Max	120MHz
Divider/Multiplie	Yes/N
Voltage - Supply	3.13 V ~ 5.5 V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mou
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Other Names	663MI

Preview

Download Datasheet

View All

ICS663

PLL B

UILDING

LOCK

Description

The ICS663 is a low cost Phase-Locked Loop (PLL)

designed for clock synthesis and synchronization.

Included on the chip are the phase detector, charge

pump, Voltage Controlled Oscillator (VCO) and an

output buffer. Through the use of external reference

and VCO dividers (implemented with the ICS674-01,

for example), the user can easily configure the device

to lock to a wide variety of input frequencies.

The phase detector and VCO functions of the device

can also be used independently. This enables the

configuration of other PLL circuits. For example, the

ICS663 phase detector can be used to control a VCXO

circuit such as the MK3754.

For applications requiring Power Down or Output

Enable features, please refer to the ICS673-01.

Features

•

Packaged in 8-pin SOIC

•

Output clock range 1 MHz to 100 MHz (3.3 V), 1 MHz

•

to 120 MHz (5 V)

External PLL loop filter enables configuration for a

wide range of input frequencies

(video Hsync, for example)

•

Ability to accept an input clock in the kHz range

•

25 mA output drive capability at TTL levels

Lower power CMOS process

+3.3 V ±5% or +5 V ±10% operating voltage

Used along with the ICS674-01, forms a complete

PLL circuit

independently for other PLL configurations

•

Phase detector and VCO blocks can be used

•

Industrial temperature version available

•

For better jitter performance, use the MK1575

Block Diagram

LFR

VDD

C lock Input

R E FIN

P hase/

Frequency

D etector

F B IN

VCO

DOWN

MUX

C LK

SEL

External Feedback D ivider

(such as the IC S674-01)

MDS 663 D

I n t e gra te d C i r c u i t S y s t e m s

●

525 Race Stre et, San Jo se, CA 9 5126

●

Revision 062904

te l (40 8) 2 97-12 01

●

w w w. i c st . c o m

ICS663MI Related Products

	ICS663MI	ICS663M	ICS663MIT	ICS663MT
Description	IC pll building block 8-soic	IC pll building block 8-soic	IC pll building block 8-soic	IC pll building block 8-soic
Standard Package	97	97	2,500	2,500
Category	Integrated Circuits (ICs)	Integrated Circuits (ICs)	Integrated Circuits (ICs)	Integrated Circuits (ICs)
Family	Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers	Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers	Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers	Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers
Packaging	Tube	Tube	Tape & Reel (TR)	Tape & Reel (TR)
Type	Phase Lock Loop (PLL)	Phase Lock Loop (PLL)	Phase Lock Loop (PLL)	Phase Lock Loop (PLL)
PLL	Yes	Yes	Yes	Yes
Inpu	CMOS	CMOS	CMOS	CMOS
Outpu	CMOS	CMOS	CMOS	CMOS
Number of Circuits	1	1	1	1
Ratio - Inpu	Outpu	Outpu	Outpu	Outpu
Differential - Inpu	Outpu	Outpu	Outpu	Outpu
Frequency - Max	120MHz	120MHz	120MHz	120MHz
Divider/Multiplie	Yes/N	Yes/N	Yes/N	Yes/N
Voltage - Supply	3.13 V ~ 5.5 V	3.13 V ~ 5.5 V	3.13 V ~ 5.5 V	3.13 V ~ 5.5 V
Operating Temperature	-40°C ~ 85°C	0°C ~ 70°C	-40°C ~ 85°C	0°C ~ 70°C
Mounting Type	Surface Mou	Surface Mou	Surface Mou	Surface Mou
Package / Case	8-SOIC (0.154", 3.90mm Width)	8-SOIC (0.154", 3.90mm Width)	8-SOIC (0.154", 3.90mm Width)	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC	8-SOIC	8-SOIC	8-SOIC
Other Names	663MI	663M	663MIT	663MT

Recommended Resources

Xidao brand LDW-290, LDW-440, (GT30), (GT47) refrigerator circuit

Fourth gear delay self-extinguishing circuit

Charging circuit diagram

Radio recorder AC power supply alarm circuit

Infrared code detection circuit

Simple and practical signal generator circuit

Does WinCE6.0 R2's NANDFlash driver architecture Mdd+Pdd support XIP mode?: Dear friends, has anyone done this before? For those who have done this, does WinCE6.0 R2 support XIP mode for the NAND Flash driver architecture Mdd+Pdd? If yes, what needs to be done? Could you give...; titan19870502 Embedded System

TI DSP source code for video YUV4:2:2 to 4:2:0: Reprinted from:http://zjbintsystem.blog.51cto.com/964211/235094There are many descriptions about YUV4:2:2 to YUV4:2:0 on the Internet, but most of them are explanations of the principle, without pract...; zhouning201 Industrial Control Electronics

Here is a very accurate little test for you: When you add a stroke to the character "日", which character do you think of first? The answer will be revealed soon....; 护花使者 Talking

Power analyzer directly connected to CAN network: Introducing a magic tool that can connect the power analyzer to the CAN bus network, the WT-CAN communication adapter: iDAQ-WTCAN. It is the small box in the picture below. With it, you can directly c...; Aguilera RF/Wirelessly

Share solutions to common problems in debugging TMS320C2000 series?: 1) Single-step operation is possible, but continuous operation always returns to address 0: Watchdog is not turned off, and continuous operation resets the DSP back to address 0. 2) OUT files cannot b...; Aguilera DSP and ARM Processors

RISCV Linux simulation environment construction and summary: 1. For the open source code of RISC V, you can access it from the link of this website, which summarizes various information about RISC V: https://cnrv.io/resource2. Install your own virtual machine o...; 木犯001号 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components