EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85KC-0160CDI8

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size169KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N3DV85KC-0160CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3DV85KC-0160CDI8 - - View Buy Now

8N3DV85KC-0160CDI8 Overview

IC osc vcxo dual freq 6-clcc

8N3DV85KC-0160CDI8 Parametric

Parameter NameAttribute value
Datasheets
IDT8N3DV85
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package1,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTape & Reel (TR)
TypeVCXO
Cou-
Frequency155.52MHz, 155.52MHz
Voltage - Supply3.135 V ~ 3.465 V
Current - Supply130mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N3DV85KC-0160CDI8IDT8N3DV85KC-0160CDI8-ND
LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
MIT 2008 High Performance Embedded Computing Handbook, Preview 2
Newly published in 2008, still hot...
besk Embedded System
Course Design: Digital Capacitance Meter, 1~1999nF
Course Design Digital Capacitance Measuring Instrument 1~1999nF Circuit Diagram...
xu__changhua Analog electronics
top222p
Find the characteristics of the monolithic switching power supply chip top222! ! Input and output characteristics!...
lzw7681917 Analog electronics
Commemorating the 40th Anniversary of Chairman Mao's Death
[i=s] This post was last posted by dontium on 2016-9-9 16:36 Edit [/i] [b][size=5]40 years have passed in a blink of an eye. Looking at the changes in the world, only Chairman Mao can truly lead China...
dontium Talking
Problems with bootstrapping full-bridge circuits (optocoupler driving four MOSFETs)
The schematic diagram is as shown above. It is a little small and ugly, please bear with me. It adopts the bootstrap drive method, and uses four HCPL-3120 optocouplers to drive four MOSFETs (IRFP460) ...
Lsonhealth Power technology
How does FPGA implement Hilbert transform?
I AD the beat echo signal of LFMCW radar and want to convert it into two IQ signals with a phase difference of 90°. Since the beat signal contains a frequency that is not single, I don't know how to u...
小二红 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2705  1591  1267  1896  80  55  33  26  39  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号