EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3SV75KC-0069CDI8

Description
IC osc vcxo 250mhz 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size270KB,19 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N3SV75KC-0069CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3SV75KC-0069CDI8 - - View Buy Now

8N3SV75KC-0069CDI8 Overview

IC osc vcxo 250mhz 6-clcc

8N3SV75KC-0069CDI8 Parametric

Parameter NameAttribute value
Datasheets
IDT8N3SV75
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package1,000
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTape & Reel (TR)
TypeVCXO
Cou-
Frequency250MHz
Voltage - Supply3.135 V ~ 3.465 V
Current - Supply130mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N3SV75KC-0069CDI8IDT8N3SV75KC-0069CDI8-ND
LVPECL Frequency-Programmable VCXO
IDT8N3SV75
DATASHEET
General Description
The IDT8N3SV75 is a LVPECL Frequency-Programmable VCXO
with very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock
®
NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory-programmed to any frequency in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The extended temperature range supports wireless infrastructure,
telecommunication and networking end equipment requirements.
Features
Fourth generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
Absolute pull range (APR) programmable from typical ±4.5 to
±754.5ppm
One 2.5V/3.3V LVPECL clock output
Output enable control input, LVCMOS/LVTTL compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.5ps (typical),
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
Pin Assignment
VC
1
2
3
6
5
4
V
CC
nQ
Q
OE
OSC
114.285 MHz
2
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
V
EE
÷MINT,
MFRAC
7
VC
A/D
IDT8N3SV75
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
7
25
Configuration Register (ROM)
(Frequency, Pull-range, Polarity)
OE
Pullup
IDT8N3SV75CCD REVISION A NOVEMBER 19, 2013
1
©2013 Integrated Device Technology, Inc.
A strange phenomenon about LM358 as a comparator
Phenomenon: The comparison threshold voltage is different, and the rate of change of the output voltage is different The picture below is the circuit, R7 has been removed The yellow line below is the ...
sfcsdc Analog electronics
Is there a minimum system version of 9B96?
[i=s] This post was last edited by paulhyde on 2014-9-15 09:04 [/i] I want to use 9b96 for the national competition in September, but I need to draw the minimum system board myself. I need help from a...
jayce Electronics Design Contest
Method for realizing high power density secondary module
[p=20, null, left][font=Verdana, sans-serif][size=4][color=#000000][backcolor=white]The high power density secondary power supply module is one of the fastest growing power supply products. For DC/DC ...
wstt Power technology
Please help me, my Pocket PC 2003 cannot run. What's the problem?
I installed the following packages according to the steps: Activesync--eVC4--sp3--pocket PC2003SDK (I installed it this way before, it was completely OK, and I also made software for PDA). There were ...
hufangger Embedded System
ALTERA-MODESIM simulation error
The functional simulation is correct when using ALTERA-MODESIM, but the following errors occur in the timing simulation: # ** Error: (vsim-SDF-3250) text_v.sdo(39): Failed to find INSTANCE '\a[0]~I '....
火箭_1991 FPGA/CPLD
Switching Power Supply
Can anyone help me figure out what's wrong with this circuit? I used 494 to build a MOS tube and added a 2104 in the middle...
YJJ盛夏 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1885  1271  557  2278  1259  38  26  12  46  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号