8N4Q001KG-0159CDI datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001KG-0159CDI

8N4Q001KG-0159CDI: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N4Q001KG-0159CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001KG-0159CDI	-	-	View	Buy Now

8N4Q001KG-0159CDI Overview

IC osc clock QD freq 10clcc

8N4Q001KG-0159CDI Parametric

Parameter Name	Attribute value
Datasheets
IDT8N4Q001 Rev G
FemtoClock®
NG Ordering Guide
Standard Package	364
Category	Integrated Circuits (ICs)
Family	Clock/Timing - Programmable Timers and Oscillators
Packaging	Tray
Type	Clock Oscill
Cou	-
Frequency	100MHz, 156.25MHz, 212.5MHz, 106.25MHz
Voltage - Supply	3.135 V ~ 3.465 V
Current - Supply	160mA
Operating Temperature	-40°C ~ 85°C
Package / Case	10-CLCC
Supplier Device Package	10-CLCC (7x5)
Mounting Type	Surface Mou
Other Names	IDT8N4Q001KG-0159CDIIDT8N4Q001KG-0159CDI-ND

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Circuit to avoid singeing of thermometer contacts a

Staircase wave signal generation circuit using LM3900

Clap switch circuit

Soil moisture upper and lower limit alarm

Photosensitive signal amplifier circuit

Help: Problems with porting ucos-3 to STM32F103VET6: Has anyone ported uC/OS-III to STM32F103vet6 and can the timestamp function work? The return value of this function CPU_TS_TmrRd() is always 0. I saw that the functions that should be enabled in Corte...; further_away stm32/stm8

Problems with wince sysgen: I modified a CPU configuration file mainstoneii.inc and then used build -c to compile it under public csp and platform common and bsp. However, I found that no matter how I changed the called files, t...; 诉讼法撒啊 Embedded System

How a Charge Pump Works: A charge pump voltage inverter is a DC/DC converter that converts the input positive voltage into a corresponding negative voltage, that is, VOUT = -VIN. In addition, it can also convert the output vo...; Aguilera Energy Infrastructure?

About STM32 SPI: [i=s] This post was last edited by dj狂人 on 2015-5-29 11:45 [/i] I was recently tuning the quadcopter, but before I could get into PID parameter tuning, I got stuck on various communication protocols. ...; dj狂人 stm32/stm8

Burning image and mounting USB disk with busybox file system failed: I burned the system image and used the busybox file system. But when I tried to mount the USB drive, an error occurred.There is nothing behind sda. How to fix this? Thank you!...; chenbingjy Linux and Android

Microwave level switch: Who has made a microwave level switch?...; eplj_163 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components