EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001LG-0068CDI

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001LG-0068CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001LG-0068CDI - - View Buy Now

8N4Q001LG-0068CDI Overview

IC osc clock QD freq 10clcc

8N4Q001LG-0068CDI Parametric

Parameter NameAttribute value
Datasheets
IDT8N4Q001 Rev G
FemtoClock®
NG Ordering Guide
Standard Package364
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTray
TypeClock Oscill
Cou-
Frequency161.1328MHz
Voltage - Supply2.375 V ~ 2.625 V
Current - Supply155mA
Operating Temperature-40°C ~ 85°C
Package / Case10-CLCC
Supplier Device Package10-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N4Q001LG-0068CDIIDT8N4Q001LG-0068CDI-ND
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Op Amp Noise Gain: More Than Just Noise
For ease of understanding, output noise (including offset) is usually referenced to the inputs of the op amp or amplifier. In general, an output voltage of a given polarity referenced entirely to the ...
fish001 Analogue and Mixed Signal
Error in MAKEIMAGE, please help
I want to port a com test program (from ARM platform to x86 platform), the compilation platform used is pb4.2 and evc4.0. After the source code (MFC program) is compiled, it can run normally on the ar...
u0no1 Embedded System
ST motor vector variable frequency drive control demo board IFN003V1 PCB blank board
[color=#444444][font=Tahoma,] I provide several ST motor vector variable frequency drive control demo boards IFN003V1 [color=#4298ba]PCB[/color] empty boards. This is a personal act, not for commercia...
quanmujiang stm32/stm8
MSO430 reset circuit - funny explanation version
[size=4] What's so good about the reset circuit?[/size] [size=4] Many people may think so. I believe that everyone knows how to use a simple RC reset. I have always thought so. Later, I saw the reset ...
Aguilera Microcontroller MCU
The C16F73 microcontroller has operating modes such as HS, XT, etc. Does it require program settings to select that mode?
The C16F73 microcontroller has two operating modes: HS, XT, etc. Do I need to set the program to select the mode? Or do I just need to select the corresponding peripheral circuit?...
woinwow Embedded System
【Design Tools】 Demonstrate how to use ISE to develop FPGA projects (2)
[flash]http://player.youku.com/player.php/sid/XMTk5NDQ1NzUy/v.swf[/flash]...
鑫海宝贝 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 469  1684  1965  2876  718  10  34  40  58  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号