8N4Q001LG-1075CDI datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001LG-1075CDI

8N4Q001LG-1075CDI: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

8N4Q001LG-1075CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001LG-1075CDI	-	-	View	Buy Now

8N4Q001LG-1075CDI Overview

IC osc clock QD freq 10clcc

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Typical super regenerative radio receiver circuit diagram

Transistor reference basic bias circuit - fixed bias

IGBT drive circuit composed of discrete components

Film thickness detection circuit using eddy current method

Pulse oscillator with individually programmable frequency and duty cycle

Computer motherboard circuit diagram 815 4_04

MSP430 Clock Analysis: I recently started to learn MSP430. Among all the single-chip microcomputers, clock setting is undoubtedly the most basic task! Especially for the current single-chip microcomputers, there are two typ...; 火辣西米秀 Microcontroller MCU

Please analyze an overvoltage protection circuit.: Please analyze an overvoltage protection circuit. What is the overvoltage protection value?...; chelijan Analog electronics

Feedback and Op Amp in Circuits: Feedback: It can be described as sending part or all of the output (voltage or current) of the amplifier circuit back to the input of the amplifier circuit in a certain way. We sometimes call the ampl...; Jacktang Analogue and Mixed Signal

How does a task in uCOS wait for multiple events at the same time?: How can a task in uCOS wait for multiple events at the same time? I currently implement it like this and can only wait for one event: void task_ui(void * pdata) { INT8U err; TRACE(("task_ui()")); evt_...; hanxm Real-time operating system RTOS

If I have the basics of 51 and 430 and am just starting to learn ARM, can I start with the am335x series?: Recently I saw the a8 chip of the am335x series because of its particularly advantageous price. The price of arm9 can buy the performance of cortex-a8, so I want to ask if I can directly learn this ch...; htrong8899 DSP and ARM Processors

How to verify the DAC function of F7-Disco (how to connect the pins?): I want to use F7 to generate a function signal source. I checked the manual and found PA4 and PA5 outputs. Then, there is nothing else: if PA4 is used, the label is DCMI_HSYNC. A 30P FPC line is requi...; swisor stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components