CPPDC1RT-A5BP-125.0000/66.0000 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> CPPDC1RT-A5BP-125.0000/66.0000

CPPDC1RT-A5BP-125.0000/66.0000: DescriptionCMOS Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, DIP-14/4; CategoryPassive components oscillator; File Size8MB，5 Pages; ManufacturerCardinal Components; Environmental Compliance

Download Datasheet Parametric View All

CPPDC1RT-A5BP-125.0000/66.0000 Overview

CMOS Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, DIP-14/4

CPPDC1RT-A5BP-125.0000/66.0000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1283508466
Reach Compliance Code	compliant
Country Of Origin	Philippines, Taiwan
YTEOL	5.78
Other features	SYMMETRY MAX 55/45 IS ALSO AVILABLE; TUBE
maximum descent time	4 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e3
Installation features	THROUGH HOLE MOUNT
Number of terminals	14
Nominal operating frequency	125 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	CMOS
physical size	20.8mm x 13.2mm x 5.08mm
longest rise time	4 ns
Maximum supply voltage	3 V
Minimum supply voltage	2.5 V
Nominal supply voltage	2.7 V
surface mount	NO
maximum symmetry	60/40 %
Terminal surface	Matte Tin (Sn)

Preview

Download Datasheet

View All

CARDINAL

COMPONENTS

Dual Field Programmable Blank Oscillator

•

Series CPPDX

Programmed on the fly with the PG-3000 field oscillator programming instrument within seconds

Full Programming available for each frequency

Provides a sealed finished custom oscillator

Standard Package Options

The dual FIPO contains a frequency select function. For example, consumer products often require

different electrical standards around the world. Ex: Converting PAL to NTSC by changing FS line

or modem real-time switching between transmit and receive frequencies

Part Numbering Example: CPPD C 1 L Z - A5 B6 - XX.XXXX / YY.YYYY

CPPD

XX.XXXX YY.YYYY

FREQ. F0

FREQ. F1

OPERATING TEMP.

SERIES OUTPUT PACKAGE STYLE VOLTAGE ADDED FEATURES

STABILITY

1.000~133.000 1.000~133.000

Blank = 5V Blank = Bulk

Blank = 0°C +70°C B6 = ±100 ppm

CPPD C = CMOS 1 = Full Size

MHz

±50 ppm

= -20°C +70°C BP =

= Tube

T = TTL 4 = Half Size

L = 3.3 V T

BR =

+25 ppm

PIN 1

= Tape and Reel A7

= -40°C +85°C

5 = 3.2X5 Ceramic R = 2.7 V Z

Logic “0”

Logic “1”

7 = 5X7 Ceramic

8 = PLASTIC SMD

Specifications:

Description

Frequency Range:

Programmable to Any Discrete

Frequency

Available Stability Options:

Min

1.000

Typ

Max

133.000

Unit

MHz

-100

-50

-25

4.5

3.0

2.5

-20

-40

-55

5.0

3.3

2.7

100

5.5

3.6

3.0

+70

+85

+125

±5

±1

ppm

°C

Programmable Input Voltage:

(1–133 MHz)

(1–100 MHz)

(1-66 MHz)

Operating Temperature

Range Options:

Storage Temperature:

Aging (PPM/1st Year)

Ta=25C, Vdd=5/3.3V

PPM/Year (after 1st year)

Programmable Output Level:

Packaging:

TTL/CMOS

Tape and Reel (1K per Reel)

Tube

Bulk

Operating Conditions:

Description

Vdd

TTL

Supply Voltage

Max Capacitive Load on outputs for TTL levels

4.5V–5.5V Vdd < 40 MH

4.5V–5.5V Vdd > 40–133 MH

Max Capacitive Load on outputs for CMOS levels

4.5V–5.5V Vdd, < 66 MHz

4.5V–5.5V Vdd, 66–133 MHz

3.0V–3.6V Vdd, < 40 MHz

3.0V–3.6V Vdd, 40–100 MHz

2.5V-3.0V Vdd, < 66 MHz

Min

3.0

Max

5.5

Unit

CMOS

145 Route 46 West

Wayne, NJ 07470

Rev:

E-090414-3

Cardinal Components, Inc.

O-44

TEL:

(973)785-1333

E-MAIL: sales@cardinalxtal.com

WEB: http://www.cardinalxtal.com

Recommended Resources

TA7688P power amplifier circuit diagram

MC14046 phase locked loop integrated circuit

Basic circuit of DC bridge

Transistor storage time test circuit

2.5Hz～250kHz square wave to triangle wave oscillator

Microwave language anti-theft alarm

Operational amplifier gain stability Part 1 General system analysis: [i=s] This post was last edited by dontium on 2015-1-23 13:38 [/i] Operational amplifier gain stability Part 1 General system analysis...; 安_然 Analogue and Mixed Signal

Choosing the right bypass capacitor for high-speed circuit design: Attached is Micron's technical document "Selecting the Right Bypass Capacitor for High-Speed Circuit Designs". Highlights: 1. Two methods for calculating the capacitance of bypass capacitors are intro...; nathanzhang Analog electronics

Questions about transistor saturation range: 1. Is deep saturation the critical point between the cutoff region and the saturation region of the transistor? 2. Is the deep saturation Uce necessarily 0.3V? Or does it have different values for dif...; 412841321 Analog electronics

Summary: littleshrimp plays with domestic FPGA (Gaoyun): Updated on: 2021-11-13@littleshrimpHas anyone tried the Litchitang Tang Nano 4K domestic FPGA development board? The first domestic FPGA chip Sipeed Tang Nano 4K running routine The second pitfall of ...; nmg Domestic Chip Exchange

EEWORLD University Hall--In-depth and Easy-to-understand FPGA Video Tutorial 2020 Edition (Privileged Students): Easy-to-understand FPGA video tutorial 2020 version (privileged students) : https://training.eeworld.com.cn/course/5856In 2009, the fledgling student Quanhui was "a newborn calf who is not afraid of t...; 抛砖引玉 FPGA/CPLD

Disassembly of iPhone 4S - Detailed explanation of internal structure: [align=left][size=3]An iPhone 4s 16GB was sacrificed like this. It fell into the sea and the motherboard was burned. I want to make use of its final value. Let's disassemble it! [/size][/align][align=...; 国土安全局 Creative Market

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components