EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1100M-125+

Description
IC delay line 5tap 125ns 8dip
Categorylogic    logic   
File Size119KB,7 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Environmental Compliance
Download Datasheet Parametric View All

DS1100M-125+ Overview

IC delay line 5tap 125ns 8dip

DS1100M-125+ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMaxim
Parts packaging codeDIP
package instruction0.300 INCH, DIP-8
Contacts8
Reach Compliance Codeunknown
JESD-30 codeR-PDIP-T8
JESD-609 codee3
length9.375 mm
Logic integrated circuit typeSILICON DELAY LINE
Humidity sensitivity level1
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output impedance nominal value (Z0)50 Ω
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP8,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)260
power supply5 V
Maximum supply current (ICC)50 mA
programmable delay lineNO
Prop。Delay @ Nom-Sup125 ns
Certification statusNot Qualified
Maximum seat height4.572 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Total delay nominal (td)125 ns
width7.62 mm
19-5735; Rev 3/11
DS1100
5-Tap Economy Timing Element (Delay Line)
GENERAL DESCRIPTION
The DS1100 series delay lines have five equally
spaced taps providing delays from 4ns to 500ns.
These devices are offered in surface-mount
packages to save PCB area. Low cost and
superior reliability over hybrid technology is
achieved by the combination of a 100% silicon
delay line and industry-standard
µMAX
and SO
packaging. The DS1100 5-tap silicon delay line
reproduces the input-logic state at the output after
a fixed delay as specified by the extension of the
part number after the dash. The DS1100 is
designed to reproduce both leading and trailing
edges with equal precision. Each tap can drive up
to 10 74LS loads.
Maxim can customize standard products to meet
special needs.
FEATURES
All-Silicon Timing Circuit
Five Taps Equally Spaced
5V Operation
Delays are Stable and Precise
Both Leading- and Trailing-Edge Accuracy
Improved Replacement for DS1000
Low-Power CMOS
TTL/CMOS-Compatible
Vapor-Phase, IR, and Wave Solderable
Custom Delays Available
Fast-Turn Prototypes
Delays Specified Over Both Commercial and
Industrial Temperature Ranges
PIN ASSIGNMENT
IN
TAP 2
TAP 4
GND
1
2
3
4
8
7
6
5
V
CC
TAP 1
TAP 3
TAP 5
DS1100Z SO (150 mils)
DS1100U
µMAX®
PIN DESCRIPTION
TAP 1 to TAP 5
V
CC
GND
IN
- TAP Output Number
- +5V
- Ground
- Input
µ
MAX is a registered trademark of Maxim Integrated Products, Inc.
1 of 7
AM335x learning experience: LINUX boot
After the LINUX kernel is transplanted to AM335x, the boot process is generally divided into the following steps: ROM loading process, SPL loading, U-boot loading, kernel loading. The first step: ROM ...
billjing DSP and ARM Processors
Looking for good books on FPGA
Does anyone have this book? The original file name is: Digital Signal Processing with Field Programmable Gate Arrays (3rd ed).pdf If you have any, please share, thank you...
yuechenping FPGA/CPLD
There are still some problems with IPSM, please help!!!
我的PSM设置如下: UINT8 PLAT_DefineArrayParameters(PSM_OEMInfoPtr oem_info_ptr) {static const PSM_OEMInfo oem_info = {/* PhysicalReadStartAddress*/(VOID_PTR)0x00000000,/* PhysicalWriteStartAddress*/(VOID_PTR...
sh2004end Embedded System
Group D RF Amplifier Discussion Center!
[i=s]This post was last edited by paulhyde on 2014-9-15 03:17 [/i] If you have any questions, you can discuss them here. Keep this as the center and don't get distracted! :pleased:...
staryb Electronics Design Contest
Distributed Capacitance and Shielding in Transformers
Actual circuits are composed of non-ideal components, and many unexpected situations may occur during design. When debugging the ordinary full-bridge power supply shown in Figure 1, the output is not ...
木犯001号 Analogue and Mixed Signal
【MM32 eMiniBoard Review】2a. Found that the virtual serial port may have problems, and the serial port routines cannot receive
There is already a thread about serial port evaluation: https://bbs.eeworld.com.cn/thread-1146793-1-1.html But the author should have used an independent USB-to-serial port module, and only tested "th...
mig29 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2412  662  1687  1148  2270  49  14  34  24  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号