EEWORLDEEWORLDEEWORLD

Part Number

Search

Q16.0-JXS32-12-30/15-T1-HMR-LF

Description
Parallel - Fundamental Quartz Crystal, 16MHz Nom, ROHS COMPLIANT, METAL CERAMIC, SMD, 4 PIN
CategoryPassive components    Crystal/resonator   
File Size466KB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance  
Download Datasheet Parametric View All

Q16.0-JXS32-12-30/15-T1-HMR-LF Overview

Parallel - Fundamental Quartz Crystal, 16MHz Nom, ROHS COMPLIANT, METAL CERAMIC, SMD, 4 PIN

Q16.0-JXS32-12-30/15-T1-HMR-LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1474659902
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL7.2
Other featuresAT CUT; PACK QTY 1000 ALSO AVAILABLE
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.0015%
frequency tolerance30 ppm
JESD-609 codee4
load capacitance12 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency16 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical size3.2mm x 2.5mm x 0.8mm
Series resistance40 Ω
surface mountYES
Terminal surfaceGOLD OVER NICKEL
SMD Quartz Crystal · JXS32
- 4 pad version, 3.2 x 2.5 mm
- seam sealed ceramic/metal package
- extended temperature ranges available
- high mechanical reliability type available
- for automotive type, see automotive datasheet
2011/65/EC
RoHS
RoHS compliant
Pb free
actual size
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
drive level max.
aging
JXS32
8.0 ~ 54.0 MHz (fund. AT-cut)
± 10 ppm / ± 30 ppm
8/12 pF standard (option: 6 pF ~ 30 pF / series)
< 5 pF
-40 °C ~ +90 °C
100 μW
< ± 3 ppm first year
(option: < ± 1 ppm first year for tol. ± 10 ppm)
ESR (SERIES RESISTANCE RS)
frequency
in MHz
8.0 ~ 9.999
10.0 ~ 11.999
12.0 ~ 12.999
13.0 ~ 15.999
16.0 ~ 18.999
19.0 ~ 21.999
22.0 ~ 29.999
30.0 ~ 54.000
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in ½
400
300
100
100
80
60
50
50
ESR typ.
in ½
250
150
50
40
40
30
25
20
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
± 10
ppm
±15
ppm
MARKING
±30
ppm
±20
ppm
±50
ppm
±100
ppm
frequency with load capacitance code
company code / date code / internal code
date code: year/month; A ~ M: Jan. - Dec.; example: 8A = 2018 January
9: 2019
0: 2020
1: 2021
2: 2022
3: 2023
4: 2024
Jan.
A
July
G
Febr.
B
Aug.
H
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
-20 °C ~ +70 °C
STD.
-30 °C ~ +85 °C T(-30/+85)
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
available
T1
T2
T3
DIMENSIONS
3.2
±0.1
#4
#3
2.5
±0.1
0.8 max.
#3
1.2
±0.1
#4
#4
#3
1.7
±0.1
1.2
±0.1
2.2
±0.1
pad layout
in mm
option
23062021
1.4
±0.1
1.0
±0.1
#1
#2
side view
#2
#1
top view
ORDER INFORMATION
bottom view
#1
#2
#2–#4: connected to lid,
preferably connect to GND
crystal connection
Q
Quartz
frequency
8.0 ~ 54.0 MHz
type
JXS32
load capacitance
8/12 pF standard
6 pF ~ 30 pF available
S for series
tolerance at
25 °C
10 = ± 10 ppm
30 = ± 30 ppm
stability vs.
temp. range
Example: Q 24.0-JXS32-12-30/30-T1-FU-LF
(Suffix LF = RoHS compliant / Pb free)
10 = ± 10 ppm
blank = -20 °C ~ +70 °C
15 = ± 15 ppm T (-30 /+85) = -30 °C ~ +85 °C
20 = ± 20 ppm
T1 = -40 °C ~ + 85 °C
30 = ± 30 ppm
T2 = -40 °C ~ +105 °C
50 = ± 50 ppm
T3 = -40 °C ~ +125 °C
100 = ± 100 ppm
FU = for fundamental
frequencies ≥ 20 MHz
HMR = high mechanical reliability
(3000g/half sine wave/0.3ms)
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
info@jauch.com
full found under: www.jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
I would like to ask about the implementation of DDR interface on Hurricane 3 FPGA
I encountered a lot of trouble in implementing the timing interface circuit of DDR on the 25F324C5FPGA of Cyclone111. Since the chip does not have the corresponding ready-made DQ and DQS modules, I ha...
eeleader FPGA/CPLD
Huawei data, capacitor related
Huawei data, capacitor related. Basic data...
suhaihui Integrated technical exchanges
A small question about CPLD... Please help
I would like to ask, in foundation3.1 (which is used by our school), are the circuit diagrams of xc9500 and spartan universal? The diagram drawn by s10pc84 in spartan can be compiled successfully, but...
诸葛小小呆 FPGA/CPLD
How to calculate the delay time?
How to write a 10ns delay when DCOCTTL=0xEO;BCSCTL1=0x00;BCSCTL2=0x00? How to read the instruction cycle in C?...
cryptowings Microcontroller MCU
[Xiao Meige SoC] How to turn off the LED flashing when AC501-SoC development board is turned on in the default Linux system
[i=s]This post was last edited by Xiao Meige on 2019-1-29 11:13[/i] [font=Microsoft yahei, Microsoft YaHei, Arial, Helvetica, sans-serif, 宋体][size=5][b]Problem Description[/b][/size][/font] [size=4][f...
小梅哥 FPGA/CPLD
I would like to ask about the problem that the crystal oscillator of msp430f5438 cannot work normally
The minimum system of msp430f5438, 5438A works fine, but 5438 does not work properly. I use an external crystal oscillator of 25M, but sometimes it cannot start oscillating. The reset circuit is drawn...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1694  1754  1431  952  998  35  36  29  20  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号