74ALVC38MTCX datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74ALVC38MTCX

74ALVC38MTCX: DescriptionIC gate nand 4ch 2-inp 14-tssop; Categorylogic logic; File Size90KB，5 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

74ALVC38MTCX Overview

IC gate nand 4ch 2-inp 14-tssop

74ALVC38MTCX Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Fairchild
Parts packaging code	TSSOP
package instruction	4.40 MM, MO-153, TSSOP-14
Contacts	14
Reach Compliance Code	unknown
series	ALVC/VCX/A
JESD-30 code	R-PDSO-G14
JESD-609 code	e3
length	5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	OPEN-DRAIN
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Sup	3.3 ns
propagation delay (tpd)	6.7 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74ALVC38 Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs and 3.6V Tolerant Inputs and Outputs

December 2001

Revised March 2005

74ALVC38

Low Voltage Quad 2-Input NAND Gate with

Open Drain Outputs and

3.6V Tolerant Inputs and Outputs

General Description

The ALVC38 contains four 2-input NAND gates with open

drain outputs. This product is designed for low voltage

(1.4V to 3.6V) V

applications with I/O compatibility up to

3.6V.

The ALVC38 is fabricated with advanced CMOS technol-

ogy to achieve high-speed operation while maintaining

CMOS low power dissipation.

Features

1.4V to 3.6V V

supply operation

3.6V tolerant inputs and outputs

3.3 ns max for 3.0V to 3.6V V

4.2 ns max for 2.3V to 2.7V V

6.7 ns max for 1.65V to 1.95V V

Power-off high impedance inputs and outputs

Uses patented Quiet Series

noise/EMI reduction

circuitry

Latchup conforms to JEDEC JED78

ESD performance:

Human body model

2000V

Machine model

250V

Ordering Code:

Order Number

74ALVC38M

74ALVC38MTC

Package Number

M14A

MTC14

Package Description

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbol

IEEE/IEC

Connection Diagram

Pin Descriptions

Pin Names

, B

Description

Inputs

Outputs

Quiet Series

is a trademark of Fairchild Semiconductor Corporation.

DS500719

www.fairchildsemi.com

74ALVC38MTCX Related Products

	74ALVC38MTCX	74ALVC38MX
Description	IC gate nand 4ch 2-inp 14-tssop	IC gate nand 4ch 2-inp 14-soic
Is it Rohs certified?	conform to	conform to
Maker	Fairchild	Fairchild
Parts packaging code	TSSOP	SOIC
package instruction	4.40 MM, MO-153, TSSOP-14	0.150 INCH, MS-012, SOIC-14
Contacts	14	14
Reach Compliance Code	unknown	unknown
series	ALVC/VCX/A	ALVC/VCX/A
JESD-30 code	R-PDSO-G14	R-PDSO-G14
JESD-609 code	e3	e3
length	5 mm	8.65 mm
Load capacitance (CL)	50 pF	50 pF
Logic integrated circuit type	NAND GATE	NAND GATE
MaximumI(ol)	0.024 A	0.024 A
Humidity sensitivity level	1	1
Number of functions	4	4
Number of entries	2	2
Number of terminals	14	14
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Output characteristics	OPEN-DRAIN	OPEN-DRAIN
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SOP
Encapsulate equivalent code	TSSOP14,.25	SOP14,.25
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	260
power supply	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	3.3 ns	3.3 ns
propagation delay (tpd)	6.7 ns	6.7 ns
Certification status	Not Qualified	Not Qualified
Schmitt trigger	NO	NO
Maximum seat height	1.2 mm	1.75 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.65 V	1.65 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	1.27 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	4.4 mm	3.9 mm
Base Number Matches	1	1

Recommended Resources

CCD image signal processing circuit for digital camera

Using CMOS to form a time-adjusted spot welding machine circuit a

Dual control light switch

Eight-stage telecom filter circuit with feedback

QM-N5 type gas sensor dual power supply application circuit

Fishing alarm circuit diagram that can control multiple fishing rods

What is the difference between online and offline in hi3516a?: , 255, 255)][font=Microsoft Yahei][size=4][backcolor=inherit][color=#444444][backcolor=rgb(255, 255, 255)] The collaboration modes of VI and VPSS are divided into the following two types (the mode swi...; 37°男人 DSP and ARM Processors

Keyless multifunctional TV remote control based on micromachined accelerometer: 1 IntroductionWith the rapid development of science and technology, people's daily necessities are constantly developing in the direction of easy operation, easy portability and intelligence. As an im...; Aguilera Microcontroller MCU

zstack low power timing issue: Dear experts, if(events & SERIALAPP_CMD_EVT) { HalUARTWrite( SERIAL_APP_PORT, sbuffer, 9); osal_start_timerEx( SerialApp_TaskID, SERIALAPP_CMD_EVT, 30000 ); return ( events ^ SERIALAPP_CMD_EVT ); } I ...; frulee RF/Wirelessly

AT32F437 Play (1) --- Collect and upload images: Thanks to Lemon Brother [url=home.php?mod=spaceuid=530227]@nmg[/url] for helping me apply for this chip. I was originally thinking of drawing a board, but I accidentally saw that this 100-pin AT32F437...; RCSN Domestic Chip Exchange

[C/C++] [Efficient C language] (Part 3) - How to optimize C language code (Must read for programmers): [table=98%] [tr][td]1. Choose the right algorithm and data structure. You should be familiar with the algorithm language and know the advantages and disadvantages of various algorithms. For specific i...; 小煜 Programming Basics

10 eBooks for learning ARM: 10 e-books for learning arm, good books for learning arm...; euler86xx MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components