IDT71V3558S133PF8 datasheet, PDF

Datasheet> All Categories > storage> IDT71V3558S133PF8

Preview

IDT71V3558S133PF8: DescriptionIC sram 4.5mbit 133mhz 100tqfp; Categorystorage; File Size642KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V3558S133PF8 Overview

IC sram 4.5mbit 133mhz 100tqfp

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous ZBT SRAMs

3.3V I/O, Burst Counter

Pipelined Outputs

◆

IDT71V3556S/XS

IDT71V3558S/XS

IDT71V3556SA/XSA

IDT71V3558SA/XSA

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (V

DDQ)

Optional- Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or

Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it

read or write.

The IDT71V3556/58 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3556/58

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will be

completed. The data bus will tri-state two cycles after chip is deselected

or a write is initiated.

Description

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5281 tbl 01

FEBRUARY

2009

DSC-5281/09

Recommended Resources

The two electric motors start the manual and automatic control circuits successively

Common emitter - common collector amplifier

Module data experimental circuit diagram

Huahong CDR30LA-CDR150WA electric water heater circuit diagram

Typical application circuit diagram of KA2803

Direct telephone circuit diagram

__PICC__ #WARNING TODO: Update cgpic and this file to use other prototypes: During the simulation, when the IO port is plugged in and out, the level change should enter the interrupt, but it turns to the error below and keeps looping here. What is the reason and how to solve ...; 一眼呆 Embedded System

__PICC__ #WARNING TODO: Update cgpic and this file to use other prototypes: During the simulation, when the IO port is plugged in and out, the level change should enter the interrupt, but it turns to the error below and keeps looping here. What is the reason and how to solve ...; 一眼呆 51mcu

RT1052(3)LPI2C: RT1052(3) Usage of LPI2C After learning about the first peripheral, you probably know the configuration routine of the peripheral in RT1052. It is roughly as follows.// start: // Preparation 1: First ...; xutong NXP MCU

December 21 Live Broadcast with Prizes | Renesas Electronics Arm MCU's New Energy Attack: RA6T2: Live Topic: Renesas Electronics Arm MCU's New Energy Attack: RA6T2 Live broadcast time: 21 December 2022 (Wednesday) 14:00-15:30 Live broadcast content: · Renesas MCU, embracing the Arm ecosystem· Ren...; EEWORLD社区 MCU

[Weixue RP2040 dual-core development board] Ubuntu development environment: Last time I used Python for development, and basically I didn't need to configure environment variables and could use it directly. Although it is convenient, all the codes are concentrated in one file...; jinyi7016 Mobile and portable

How to reuse the boot0 pin of stm32g431 as I2C: I used STM32CubeMX to set PB8 and PB7 as I2C pins, but the chip did not work because PB8 is the Boot0 pin by default and the circuit needs to be GND. So I used STM32 ST-LINK Utility to set it up and i...; bigbat stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components