IDT71V3558S166BG8 datasheet, PDF

Datasheet> All Categories > storage> IDT71V3558S166BG8

Preview

IDT71V3558S166BG8: DescriptionIC sram 4.5mbit 166mhz 119bga; Categorystorage; File Size642KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V3558S166BG8 Overview

IC sram 4.5mbit 166mhz 119bga

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous ZBT SRAMs

3.3V I/O, Burst Counter

Pipelined Outputs

◆

IDT71V3556S/XS

IDT71V3558S/XS

IDT71V3556SA/XSA

IDT71V3558SA/XSA

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (V

DDQ)

Optional- Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or

Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it

read or write.

The IDT71V3556/58 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3556/58

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will be

completed. The data bus will tri-state two cycles after chip is deselected

or a write is initiated.

Description

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5281 tbl 01

FEBRUARY

2009

DSC-5281/09

Recommended Resources

Audio conversion gate circuit

Directly started motor automatic mutual switching circuit a

HUV dual series (2525BG) integrated circuit

9V charger with preset charging termination voltage

Computer motherboard circuit diagram 830_54

A Dalian company is urgently recruiting WinCE developers: A large enterprise in Dalian is recruiting WinCE driver and application software developers, using x86 hardware platform. Requirements: Experience in setting up WinCE 6.0 x86 online development enviro...; tule2006 Embedded System

PLC and MCU: Hello everyone, there are two branches in front of me now, one is PLC and the other is single chip microcomputer. I am interested in both, but I don’t know which direction I should focus on. What I wa...; jinwen39325568 Embedded System

How to design the LM3S6432 emulator interface.: There are several simulators that can support LM3S6432 processing. I need to support both IAR and KEIL development environments. Which simulator should I choose? How to design the simulation interface...; kata Embedded System

The battle for digital TV standards: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]The battle for digital TV standards: the market has the final say 2006-7-20The six-year-long dispute over the digital TV terrestr...; hkn Mobile and portable

Problems with downloading programs: I used JLINK to download the program. JLINK prompted flash timeout.I adjusted the speed to 3M and then I could write the code to the chip,but some of the code was not written correctly. I don’t know i...; tornadofeng stm32/stm8

Help: When doing the experiment of measuring pulse width, I used IAR to compile the program, and the following error occurred. I don’t know how to fix it. I hope experts can give me some advice....; zzbaizhi Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components