IDT71V3557SA75BQGI8 datasheet, PDF

Datasheet> All Categories > storage> IDT71V3557SA75BQGI8

Preview

IDT71V3557SA75BQGI8: DescriptionIC sram 4.5mbit 7.5ns 165cabga; Categorystorage; File Size997KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/; Environmental Compliance

Download Datasheet View All

IDT71V3557SA75BQGI8 Overview

IC sram 4.5mbit 7.5ns 165cabga

Preview

Download Datasheet

View All

128K x 36, 256K x 18,

3.3V Synchronous ZBT™ SRAMs

3.3V I/O, Burst Counter,

Flow-Through Outputs

IDT71V3557S

IDT71V3559S

IDT71V3557SA

IDT71V3559SA

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 100 MHz

(7.5 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates

the need to control

Single R/W (READ/WRITE) control pin

4-word burst capability (Interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V (±5%) I/O Supply (V

DDQ

)

Optional Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine

pitch ball grid array (fBGA)

Description

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMs organized as 128K x 36/256K x 18. They are

designed to eliminate dead bus cycles when turning the bus around

between reads and writes, or writes and reads. Thus they have been

given the name ZBT

, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and on the next clock cycle the associated data cycle occurs, be

it read or write.

The IDT71V3557/59 contain address, data-in and control signal

registers. The outputs are flow-through (no output data register). Output

enable is the only asynchronous signal and can be used to disable the

outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3557/59

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three is not asserted

when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will

be completed. The data bus will tri-state one cycle after chip is de-

selected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst

mode, the IDT71V3557/59 can provide four cycles of data for a single

address presented to the SRAM. The order of the burst sequence is

defined by the

LBO

input pin. The

LBO

pin selects between linear and

interleaved burst sequence. The ADV/LD signal is used to load a new

external address (ADV/LD = LOW) or increment the internal burst counter

(ADV/LD = HIGH).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5282 tbl 01

Pin Description Summary

-A

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

, CE

CEN

CLK

ADV/

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

DECEMBER 2005

DSC-5282/08

Recommended Resources

TDA7350 power amplifier circuit diagram

HT6337 (electric fan) infrared remote control receiving and decoding circuit

IC901 internal circuit diagram

3.3V output voltage series voltage stabilizing circuit diagram using μPC1943 or 1944

Homemade AA battery charger circuit

Power supply for TTL circuit

AT32F437 Play (1) --- Collect and upload images: Thanks to Lemon Brother [url=home.php?mod=spaceuid=530227]@nmg[/url] for helping me apply for this chip. I was originally thinking of drawing a board, but I accidentally saw that this 100-pin AT32F437...; RCSN Domestic Chip Exchange

[C/C++] [Efficient C language] (Part 3) - How to optimize C language code (Must read for programmers): [table=98%] [tr][td]1. Choose the right algorithm and data structure. You should be familiar with the algorithm language and know the advantages and disadvantages of various algorithms. For specific i...; 小煜 Programming Basics

10 eBooks for learning ARM: 10 e-books for learning arm, good books for learning arm...; euler86xx MCU

Lumped Parameters vs. Distributed Parameters: When to use lumped parameters and when to use distributed parameters? The book says that when the wavelength of the transmitted voltage is comparable to the size of the transmission line, the distribu...; secondlife110 Analog electronics

Can't find j-link in mdk?: Why does MDK show "no j-link device found"? ?...; 609408705 Microcontroller MCU

How can IT practitioners increase their salaries and start their own business?: People who work with computers have a common problem: they spend all day facing the keyboard and code, and their communication skills are relatively poor. To quote Huo Huo: [indent]Online, they are so...; eeleader Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components