EEWORLDEEWORLDEEWORLD

Part Number

Search

A1010B-2PQ100C

Description
IC fpga 57 I/O 100pqfp
CategoryProgrammable logic devices    Programmable logic   
File Size546KB,98 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A1010B-2PQ100C Overview

IC fpga 57 I/O 100pqfp

A1010B-2PQ100C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
Parts packaging codeQFP
package instructionQFP, QFP100,.7X.9
Contacts100
Reach Compliance Codeunknown
maximum clock frequency60 MHz
Combined latency of CLB-Max3.4 ns
JESD-30 codeR-PQFP-G100
length20 mm
Configurable number of logic blocks547
Equivalent number of gates2000
Number of entries57
Number of logical units295
Output times57
Number of terminals100
Maximum operating temperature70 °C
Minimum operating temperature
organize547 CLBS, 2000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP100,.7X.9
Package shapeRECTANGULAR
Package formFLATPACK
power supply5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.4 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
width14 mm
Base Number Matches1
v3.0
HiRel FPGAs
Fe a t ur es
• Low-Power 0.8µ CMOS Technology
32 0 0D X Fe a t ur es
• Highly Predictable Performance with 100% Automatic
Placement and Routing
• Device Sizes from 1,200 to 20,000 Gates
• Up to 6 Fast, Low-Skew Clock Networks
• Up to 202 User-Programmable I/O Pins
More Than 500 Macro Functions
Up to 1,276 Dedicated Flip-Flops
I/O Drive to 10 mA
Devices Available to DSCC SMD
CQFP and CPGA Packaging
Nonvolatile, User Programmable
Logic Fully Tested Prior to Shipment
100% Military Temperature Tested (–55°C to +125°C)
QML Certified Devices
• 100 MHz System Logic Integration
• Highest Speed FPGA SRAM, up to 2.5 kbits Configurable
Dual-Port SRAM
• Fast Wide-Decode Circuitry
• Low-Power 0.6µ CMOS Technology
12 0 0X L Fe at ure s
• Pin for Pin Compatible with ACT 2
• System Performance to 50 MHz over Military Temperature
• Low-Power 0.6µ CMOS Technology
A CT 2 Fe at ure s
• Proven Reliability Data Available
• Successful Military/Avionics Supplier for Over 10 Years
A CT 3 Fe at ure s
• Best-Value, High-Capacity FPGA Family
• System Performance to 40 MHz over Military Temperature
• Low-Power 1.0µ CMOS Technology
A CT 1 Fe at ure s
• Highest-Performance, Highest-Capacity FPGA Family
• System Performance to 60 MHz over Military Temperature
• Lowest-Cost FPGA Family
• System Performance to 20 MHz over Military Temperature
• Low-Power 1.0µ CMOS Technology
Pr od uc t F am i l y P r o f i l e
(more devices on
page 2)
Family
Device
Capacity
System Gates
Logic Gates
SRAM Bits
Logic Modules
S-Modules
C-Modules
Decode
Flip-Flops (Maximum)
User I/Os (Maximum)
Performance
System Speed (maximum)
Packages (by Pin Count)
CPGA
CQFP
3200DX
A32100DX
15,000
10,000
2,048
1,362
700
662
20
738
152
55 MHz
A32200DX
30,000
20,000
2,560
2,414
1,230
1,184
24
1,276
202
55 MHz
A1425A
3,750
2,500
NA
310
160
150
NA
435
100
60 MHz
133
132
ACT 3
A1460A
9,000
6,000
NA
848
432
416
NA
976
168
60 MHz
207
196
A14100A
15,000
10,000
NA
1,377
697
680
NA
1,493
228
60 MHz
257
256
1200XL
A1280XL
12,000
8,000
1,232
624
608
NA
998
140
50 MHz
176
172
84
208, 256
J an u a r y 2 0 0 0
1
© 2000 Actel Corporation
Look at where the technology you are working on is in its life cycle?
Hehe, I found an article on my friend's blog very interesting, so I'd like to share it with you:https://home.eeworld.com.cn/my/space.php?uid=355576do=blogid=63260See what stage you are in? :)...
soso Talking
MT7921 solution WIFI6 wireless network card driver compilation method
1. Compile and load the WiFi driver Copyall files in the FW directory to /lib/firmware/ 修改makefile.x86 MTK_COMBO_CHIP=MT7961 hif=usb make -f Makefile.x86About WPA3 (wifi6 certification requires suppor...
natertech RF/Wirelessly
MAX32630FTHR Design Notes (10): MAX32630 itself has problems: interference caused by AD channel switching
[i=s]This post was last edited by Justice_Gao on 2017-9-12 22:32[/i] The 10-bit AD of MAX32630 has multiple channels, and each channel shares a register, as shown in the figureWhen I was debugging and...
Justice_Gao DIY/Open Source Hardware
I need help with a C language algorithm problem (similar to permutation)
[i=s] This post was last edited by cl17726 on 2016-3-21 12:59 [/i] Implement a function whose prototype is: int conv(int b); if input is 10, output 1, input is 9, output 2, input is 8, output 3, input...
cl17726 ARM Technology
How to choose external memory for DSP?
DSP is very fast. In order to ensure the running speed of DSP, the external memory needs to have a certain speed. Otherwise, a waiting cycle needs to be added when DSP accesses the external memory. 1)...
fish001 DSP and ARM Processors
[TI's first low-power design competition]
Um, I don’t visit this forum often, but I visited it occasionally one night and found three messages, all of which were invitations to this competition. I looked at the date and found that it was the ...
转身0105 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 627  392  779  2635  228  13  8  16  54  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号