N681386/87
Single Programmable Extended Codec/SLCC
1.
DESCRIPTION
The N681386/87, implements a single channel FXS telephone line interface optimized for short loop applications. It
integrates SLCC (Subscriber Line Control Circuit) functionality with a programmable CODEC and a DC/DC controller.
The SLCC supports internal ringing up to 90 V
PK
(5 REN at 4k ft) ideal for Customer Premise Equipment (CPE). The
CODEC can be configured for
μ-law,
A-law or 16-bit linear PCM encoding. It also supports a comprehensive set of
signaling capabilities required to supervise and control the telephone lines. These include tone generation, ring
tones, DTMF detection/ generation as well as FSK generation. An on-chip Pulse Width Modulation (PWM) driver
allows control of an inductor based DC/DC converter. Programmable impedance and trans-hybrid balancing allow for
worldwide deployment.
2.
FEATURES
Complete BORSCHT functions
Internal balanced and unbalanced ringing up to 90
V
PK
(5 REN up to 4k ft)
Integrated Power Management Options
Integrated DC/DC controller regulates battery
voltage to minimize power dissipation in all
operating modes
Programmable external battery switching
Programmable linefeed characteristics
Ringing Frequency, Amplitude, and Cadence
Trapezoidal and Sinusoidal waveforms
Two wire AC impedance, and trans-hybrid
balance
Constant Current feed (20 to 41) mA
Ring Trip and Loop Closure Thresholds
Ground Key Detection
Programmable signal generation and detection
DTMF generation/ detection and Tone
generation
Frequency Shift Keying (FSK) Enhanced Caller
ID generation (Type I and Type II)
Loop test and diagnostics support
Integrated loopback modes
Real-time linefeed monitoring
On-chip temperature sensor
Line Card Diagnostics Support
Digital interfaces
PCM: G.711
μ-Law,
A-Law and 16-bit linear
GCI and SPI bus
Programmable audio path gains
Both PCM Master and Slave modes supported
On-chip PLL for flexible clocking options including
1.0 MHz and 2.0 MHz BCLK operation
Operating voltage: 3.3V
Narrowband Codec (N681386)
Wideband and Narrowband codec (N681387)
Optional integrated (N681622) or discrete
Subscriber Line Feed Circuit
APPLICATIONS
Residential VoIP Gateways / Routers/ IP-PBX
Fiber to the Premise/Home (FTTP/H)
Wireless Local Loop
Optical Network Terminals (ONT)
Analog Telephone Adapter (ATA)
Voice enabled DSL/Cable Modems
Integrated Access Devices
Set Top Boxes
Ordering Information
Part Number
N681386DG
N681387DG
N681386YG
N681387YG
N681622YG
Temp
Range (
o
C)
-40 to 85
-40 to 85
-40 to 85
Package
48-LQFP
48-QFN
20-QFN
Package
Material
Pb-Free
Pb-Free
Pb-Free
! WARNING !
HIGH VOLTAGE WARNING
USE EXTREME CAUTION
High voltage sources could cause serious injury or
death if not used in accordance with design and/or user
specifications, if they are used by untrained or
unqualified personnel. Before testing Nuvoton’s products
read and understand all instructions, and safety
procedures as in industry standard safe practices.
January 2010
Preliminary Datasheet Rev1.0
Page 1 of 164
N681386/87
Single Programmable Extended Codec/SLCC
4.
PIN DESCRIPTION
4.1. N681386/87 Pin Description
Pin Name
VDD1
RIP
RIN
TVB
GND
RVB
RAC
TAC
NC
TEST
INTb
CSb
SCLK
SDI
SDO
DCN
DCP
GND3
VDDL
VDD3
PCMT
FS
BCLK
PCMR
DSY
XBAT
RESETb
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
Line-driver 3.3 V supply
Functionality
A/D
A
A
A
A
A
A
A
A
Pin Type
P
I/O
O
O
G
O
I
I
Positive RING Driver current source & Voltage sense
Negative RING Driver current source
Positive TIP Driver Base Voltage Control
Line-driver ground supply
Positive RING Driver Base Voltage Control
RING Voice Band Input
TIP Voice Band Input
No connect
For internal testing only. Needs to be tied to ground during normal
operation
Interrupt. Maskable interrupt. Open drain output for wired-or
operation
Chip Select. When inactive, SCLK and SDI are ignored and SDO is
high impedance. When active, serial port is operational
Serial port bit clock. Controls serial data on SDO and latches data on
SDI
Serial port data in. Serial port control data
Serial port data out. Serial port control data
DC/DC converter Control for external NPN BJT
DC/DC Converter Control for external PNP BJT
Logic I/O ground supply
Logic supply voltage. This pin should not be connected up to an
external supply. Use only as shown in application diagram.
3.3 V Logic I/O supply
Serial PCM Transmit data
8 or 16 kHz Frame Sync
PCM Bit Clock. Also used as internal PLL reference clock
Serial PCM Receive data
SPI Daisy Chain Enable
External Battery Supply Enable. Disables DC/DC Controller when set
high
Reset. Active Low. Hardware reset used to place all control registers
in default state.
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
I
O
I
I
I
O
O
O
G
I/O
P
O
I/O
I
I
I
I
I
Preliminary Datasheet Rev1.0
Page 4 of 164
January 2010
N681386/87
Single Programmable Extended Codec/SLCC
Pin Name
DCH
DCL
VDD2
GND2
IREF
VREF2
VREF1
CT
CR
NC
NC
WBAND
SDA
SCM
SDB
TVE
BAT
RVE
TIN
TPP
VDD1
Pin No.
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Functionality
DC/DC Converter Current Sense Higher input Voltage
DC/DC Converter Current Sense Lower input Voltage
3.3 V Analog AC path and reference Supply Voltage
Analog AC path and reference Supply ground
Current Reference
Precision Reference Voltage
Mid Supply Reference Voltage
External Capacitor TIP
External Capacitor RING
No Connect
No Connect
Wideband enable (only on N681387)
Subscriber Loop Differential sense signal A from linefeed circuit
Subscriber Common Mode sense signal from linefeed circuit
Subscriber Loop Differential sense signal B from linefeed circuit
TIP line-driver emitter voltage sense
Battery voltage monitoring
RING line-driver emitter voltage sense
Negative TIP Driver current source
Positive TIP Driver current source & Voltage sense
Line-driver 3.3 V supply
Table 1: N681386/87 Pin Description
A
D
G
Analog
Digital
Ground
O
I
P
Output
Input
Power
A/D
A
A
A
A
A
A
A
A
A
Pin Type
I
I
P
P
I/O
I/O
I/O
I/O
I/O
D
A
A
A
A
A
A
A
A
A
I
I
I
I
I
I
I
O
I/O
P
Preliminary Datasheet Rev1.0
Page 5 of 164
January 2010
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
