AT49BV002AT-70VI datasheet, PDF

Datasheet> All Categories > storage> storage> AT49BV002AT-70VI

AT49BV002AT-70VI: DescriptionIC flash 2mbit 70ns 32vsop; Categorystorage storage; File Size151KB，19 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

AT49BV002AT-70VI Overview

IC flash 2mbit 70ns 32vsop

AT49BV002AT-70VI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Atmel (Microchip)
Parts packaging code	TSOP1
package instruction	8 X 14 MM, PLASTIC, MO-142BA, VSOP1-32
Contacts	32
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Maximum access time	70 ns
startup block	TOP
command user interface	YES
Data polling	YES
Durability	10000 Write/Erase Cycles
JESD-30 code	R-PDSO-G32
JESD-609 code	e0
length	12.4 mm
memory density	2097152 bit
Memory IC Type	FLASH
memory width	8
Humidity sensitivity level	3
Number of functions	1
Number of departments/size	1,2,1,3
Number of terminals	32
word count	262144 words
character code	256000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX8
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP1
Encapsulate equivalent code	TSSOP32,.56,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
power supply	3/3.3 V
Programming voltage	2.7 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Department size	16K,8K,32K,64K
Maximum standby current	0.00005 A
Maximum slew rate	0.05 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
switch bit	YES
type	NOR TYPE
width	8 mm

Preview

Download Datasheet

View All

Features

•

Single Supply for Read and Write: 2.7 to 3.6V

Fast Read Access Time – 70 ns

Internal Program Control and Timer

Sector Architecture

– One 16K Bytes Boot Block with Programming Lockout

– Two 8K Bytes Parameter Blocks

– Four Main Memory Blocks (One 32K Bytes, Three 64K Bytes)

Fast Erase Cycle Time – 4 Seconds

Byte-by-Byte Programming – 30 µs/Byte Typical

Hardware Data Protection

DATA Polling for End of Program Detection

Low Power Dissipation

– 15 mA Active Current

– 50 µA CMOS Standby Current

Typical 10,000 Write Cycles

•

2-megabit

(256K x 8)

Single 2.7-volt

Battery-Voltage

™

Description

The AT49BV002A(N)(T) is a 2.7-volt-only in-system reprogrammable Flash Memory.

Its 2 megabits of memory is organized as 262,144 words by 8 bits. Manufactured with

Atmel’s advanced nonvolatile CMOS technology, the device offers access times to

70 ns with power dissipation of just 54 mW over the industrial temperature range.

Flash Memory

AT49BV002A

AT49BV002AN

AT49BV002AT

AT49BV002ANT

Pin Configurations

Pin Name

A0 - A17

RESET

I/O0 - I/O7

Function

Addresses

Chip Enable

Output Enable

Write Enable

RESET

Data Inputs/Outputs

DIP Top View

*RESET

A16

A15

A12

I/O0

I/O1

I/O2

GND

VCC

A17

A14

A13

A11

A10

I/O7

I/O6

I/O5

I/O4

I/O3

PLCC Top View

VSOP Top View (8 x 14 mm) or

TSOP Top View (8 x 20 mm)

Type 1

A14

A13

A11

A10

I/O7

A11

A13

A14

A17

VCC

*RESET

A16

A15

A12

A10

I/O7

I/O6

I/O5

I/O4

I/O3

GND

I/O2

I/O1

I/O0

A12

A15

A16

RESET*

VCC

A17

I/O1

I/O2

GND

I/O3

I/O4

I/O5

I/O6

I/O0

Note:

*This pin is a NC on the AT49BV002AN(T).

Rev. 3353D–FLASH–8/03

AT49BV002A(N)(T)

Device

Operation

READ:

The AT49BV002A(N)(T) is accessed like an EPROM. When CE and OE are low and

WE is high, the data stored at the memory location determined by the address pins is asserted

on the outputs. The outputs are put in the high impedance state whenever CE or OE is high.

This dual-line control gives designers flexibility in preventing bus contention.

COMMAND SEQUENCES:

When the device is first powered on it will be reset to the read or

standby mode depending upon the state of the control line inputs. In order to perform other

device functions, a series of command sequences are entered into the device. The command

sequences are shown in the Command Definitions table. The command sequences are written

by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high.

The address is latched on the falling edge of CE or WE, whichever occurs last. The data is

latched by the first rising edge of CE or WE. Standard microprocessor write timings are used.

The address locations used in the command sequences are not affected by entering the com-

mand sequences.

RESET:

A RESET input pin is provided to ease some system applications. When RESET is at

a logic high level, the device is in its standard operating mode. A low level on the RESET input

halts the present device operation and puts the outputs of the device in a high impedance

state. If the RESET pin makes a high to low transition during a program or erase operation, the

operation may not be successfully completed and the operation will have to be repeated after

a high level is applied to the RESET pin. When a high level is reasserted on the RESET pin,

the device returns to the read or standby mode, depending upon the state of the control inputs.

By applying a 12V

0.5V input signal to the RESET pin, the boot block array can be repro-

grammed even if the boot block lockout feature has been enabled (see Boot Block

Programming Lockout Override section). The RESET feature is not available on the

AT49BV002AN(T).

ERASURE:

Before a byte can be reprogrammed, the main memory blocks or parameter

blocks which contains the byte must be erased. The erased state of the memory bits is a logi-

cal “1”. The entire device can be erased at one time by using a 6-byte software code. The

software chip erase code consists of 6-byte load commands to specific address locations with

a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase opera-

tion so that no external clocks are required. The maximum time needed to erase the whole

chip is t

. If the boot block lockout feature has been enabled, the data in the boot sector will

not be erased.

CHIP ERASE:

If the boot block lockout has been enabled, the Chip Erase function will erase

Parameter Block 1, Parameter Block 2, Main Memory Block 1 - 4, but not the boot block. If the

Boot Block Lockout has not been enabled, the Chip Erase function will erase the entire chip.

After the full chip erase the device will return back to read mode. Any command during chip

erase will be ignored.

SECTOR ERASE:

As an alternative to a full chip erase, the device is organized into sectors

that can be individually erased. There are two 8K-byte parameter block sections and four main

memory blocks. The 8K-byte parameter block sections and the four main memory blocks can

be independently erased and reprogrammed. The Sector Erase command is a six bus cycle

operation. The sector address is latched on the falling WE edge of the sixth cycle while the

30H data input command is latched at the rising edge of WE. The sector erase starts after the

rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will auto-

matically time to completion.

3353D–FLASH–8/03

BYTE PROGRAMMING:

Once the memory array is erased, the device is programmed (to a

logical “0”) on a byte-by-byte basis. Please note that a data “0” cannot be programmed back to

a “1”; only erase operations can convert “0”s to “1”s. Programming is accomplished via the

internal device command register and is a 4 bus cycle operation (please refer to the Command

Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs

last, and the data latched on the rising edge of WE or CE, whichever occurs first. Program-

ming is completed after the specified t

cycle time. The DATA polling feature may also be

used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT:

The device has one designated block that has

a programming lockout feature. This feature prevents programming of data in the designated

block once the feature has been enabled. The size of the block is 16K bytes. This block,

referred to as the boot block, can contain secure code that is used to bring up the system.

Enabling the lockout feature will allow the boot code to stay in the device while data in the rest

of the device is updated. This feature does not have to be activated; the boot block’s usage as

a write protected region is optional to the user. The address range of the boot block is 00000

to 03FFF for the AT49BV002A(N) while the address range of the boot block is 3C000 to

3FFFF for the AT49BV002A(N)T.

Once the feature is enabled, the data in the boot block can no longer be erased or pro-

grammed with input voltage of 5.5V or less. Data in the main memory block can still be

changed through the regular programming method. To activate the lockout feature, a series of

six program commands to specific addresses with specific data must be performed. Please

refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION:

A software method is available to determine if pro-

gramming of the boot block section is locked out. When the device is in the software product

identification mode (see Software Product Identification Entry and Exit sections) a read from

address location 00002H will show if programming the boot block is locked out for the

AT49BV002A(N), and a read from address location 3C002H will show if programming the

bootblock is locked out for AT49BV002A(N)T. If the data on I/O0 is low, the boot block can be

programmed; if the data on I/O0 is high, the program lockout feature has been activated and

the block cannot be programmed. The software product identification code should be used to

return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE:

The user can override the boot

block programming lockout by taking the RESET pin to 12 volts during the entire chip erase,

sector erase or byte programming operation. When the RESET pin is brought back to TTL lev-

els the boot block programming lockout feature is again active. This feature is not available on

the AT49BV002AN(T).

PRODUCT IDENTIFICATION:

The product identification mode identifies the device and man-

ufacturer as Atmel. It may be accessed by hardware or software operation. The hardware

operation mode can be used by an external programmer to identify the correct programming

algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification.

The manufacturer and device code is the same for both modes.

AT49BV002A(N)(T)

3353D–FLASH–8/03

Recommended Resources

FT-1R optical signal detection circuit diagram using MCT

DN35 typical application circuit diagram d

Full wave light control circuit

Automatic water pumping device circuit diagram

Galin YR-5H warm water dispenser circuit diagram

50 MH2 photoelectric detection circuit

I want to make a voice navigation. . Like 10086. . Prompt what to press to operate: I want to make a voice navigation system... just like 10086... telling you which buttons to press to do what... The information coming from the other end of the phone... I can only hear you pressing t...; 369000753 MCU

Help with some issues with TMS320F28335: I just bought a dsp. After using ccs5.4 to build a project, an error occurred during compilation. Since I just bought it, I can't find a solution. I hope the experts can give me some advice. The pictu...; qsj19921012 DSP and ARM Processors

EEWORLD University Hall----EtherCAT communication support in DesignDRIVE_2016 TI Embedded Products Seminar Record: EtherCAT communication support in DesignDRIVE_2016 TI Embedded Products Seminar Record : https://training.eeworld.com.cn/course/3748This course is a record of the 2016 TI Embedded Products Offline Sem...; wanglan123 MCU

Playing with Zynq Serial 29——[ex51] Making the boot file BOOT.bin of the naked running program: 1 OverviewLoading Zynq 's naked program is much simpler than making Linux 's SD card boot file.Just put a BOOT.bin file in the FAT32 formatted SD card . As shown in the figure, BOOT.bin needs to conta...; ove学习使我快乐 FPGA/CPLD

Problems encountered with single-chip microcomputer and TC35I: I wonder if anyone has encountered such a problem when connecting the microcontroller to the SMS module. I used the computer serial port to monitor the sending and receiving data and it was normal. Th...; god MCU

Arc Extinguishing Measures in Ion Nitriding Power Supply: Abstract: This paper discusses several commonly used arc extinguishing methods in ion nitriding power supplies, introduces their working principles, and analyzes and compares their arc extinguishing p...; zbz0529 Power technology

A solution to implement DSP on FPGA based on C language

Hardware designers have begun to adopt FPGA technology in high-performance DSP designs because it can provide 10-100 times faster computing than PC-based or microcontroller-based solutions. Previou...[Details]
The Future of Power Supply Design for Portable Applications

Today, with the increasing integration of functions, mobile phones can also be used as portable media players (PMP), digital cameras, handheld computers (PDAs), and even global positioning systems ...[Details]
Next-generation automotive lighting power supplies

introduction Throughout the history of automotive lighting, power has always played an important role. Initially, cars only needed headlights to see the road in the dark. Later, other light so...[Details]
Embedded-ARM register basic concepts

No matter which processor you are learning, the first thing you need to understand is the registers and working mode of the processor. ARM has 37 registers, including 31 general registers and ...[Details]
Low-power LED general lighting applications below 30 W

In recent years, lighting has become an important area that countries around the world are targeting to promote energy conservation and environmental protection. According to statistics, about 20% ...[Details]
High efficiency LED lighting design

General LED lighting has a current limiting resistor in the driving circuit, and the power consumed by the resistor has nothing to do with the LED light emission. In order to improve efficiency, a...[Details]
51 single chip microcomputer + dot matrix 8*8 up, down, left, right shift display C program

I've been studying dot matrix recently. It looks simple, but it takes a while to master it completely! The 8*8 dot matrix hardware circuit I'm making now is like this. The row is driven by 74HC138 + t...[Details]
Seven characteristics of automotive electronic products

According to the Industrial Technology Research Institute of Taiwan, due to factors such as the oil crisis and global warming, the issues of energy conservation and environmental protection have at...[Details]
Design of Adaptive Digital Sensor Based on FPGA

Abstract: The output of high-range acceleration sensor is less than 10 mV under the excitation of small signal. The noise of traditional test system may cover such small voltage signal, so that hig...[Details]
Development of motorcycle engine electronic control unit ECU

Introduction As the country increases its efforts to control the atmospheric environment, motorcycle emission regulations will become stricter year by year, and motorcycles that do not meet the...[Details]
Give low-quality LED flashlights a new look

A few days ago, I bought an 8LED flashlight in the market (the flashlight uses No. 5 batteries). Because I had other things to do, I didn't pay attention when purchasing it. When I got home and use...[Details]
Embedded System Design of Mobile Phone Vending Machine

introduction The core features of mobile value-added service products are mobility, immediacy and personalization. Mobile value-added services are a new service mode that is rapidly developing...[Details]
Application of SPMC65P2102A in soybean milk machine

1 Introduction At present, people have higher and higher requirements for the quality of life. When people are busy with work, soymilk machine is a new type of household beverage machine. It uses so...[Details]
Application of Modbus Communication Protocol in Air Compressor Monitoring System

introduction The air compressor unit in the operating area of a lead-zinc mine in Guangdong is a key equipment in mining production. There are six imported Ingersoll Rand CENTAC air compress...[Details]
Wide range voltage regulator that provides 12V and 3A output from 16V~100V power supply

Synchronous buck designs are becoming increasingly difficult, and the selection of suitable ICs is becoming quite narrow. This Design Idea combines a current-mode PWM IC used in a flyback regulator...[Details]

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components