2559
Protected Quad Power Driver
Features and Benefits
▪
700 mA output current per channel
▪
Independent overcurrent protection for each driver
▪
Thermal protection for device and each driver
▪
Low output-saturation voltage
▪
Integral output flyback diodes
▪
TTL and 5 V CMOS-compatible inputs
Description
Providing improved output current limiting, the UDK,
UDN, and UDQ2559B, EB, and LB quad power drivers
combine AND logic gates and high-current bipolar outputs
with complete output protection. Each of the four outputs
sink 700 mA in the on state. The outputs have a minimum
breakdown voltage (load dump) of 60 V and a sustaining
voltage of 40 V. The inputs are compatible with TTL and
5 V CMOS logic systems.
Overcurrent protection for each channel has been designed
into these devices and is activated at approximately 1 A. It
protects each output from short circuits with supply voltages
up to 25 V. When an output current trip point is reached, that
output stage is driven linearly resulting in a reduced output
current level. If an over-current or short-circuit condition
continues, the thermal-limiting circuits will first sense the rise
in junction temperature and then the rise in chip temperature,
further decreasing the output current. Under worst-case
conditions, these devices will tolerate short circuits on all
outputs, simultaneously.
These devices can be used to drive various loads including
incandescent lamps (without warming or limiting resistors)
or inductive loads such as relays, solenoids, or dc stepping
motors.
Packages:
16-pin DIP
with exposed thermal tabs
(B package)
28-pin PLCC
(Package EB)
16-pin SOICW
with internally fused pins
(LB package)
Not to scale
The packages offer fused leads for enhanced thermal dissipation.
Package B is a 16-pin power DIP with exposed tabs, EB is a
28-lead power PLCC, and LB is a 16-lead power wide-body
SOIC for surface-mount applications. The lead (Pb) free
versions have 100% matte tin leadframe plating.
Functional Block Diagram
(1 of 4 Channels)
V
CC
K
OUT
N
ENABLE
IN
N
Thermal
Limit
<< 1Ω
29317.14K
2559
Protected Quad Power Driver
Selection Guide
Part Number
UDN2559B-T
UDN2559EBTR-T
UDN2559LBTR-T*
UDQ2559B-T*
UDQ2559LBTR-T
UDK2559B-T
UDK2559EBTR*
UDK2559EBTR-T
UDK2559LBTR*
UDK2559LBTR-T
*
Variant
Pb-free
Yes
Yes
Yes
Yes
Yes
Yes
–
Yes
–
Yes
Package
16-pin DIP, exposed tabs
28-lead PLCC
16-lead SOIC
16-pin DIP, exposed tabs
16-lead SOIC
16-pin DIP, exposed tabs
28-lead PLCC
28-lead PLCC
16-lead SOIC
16-lead SOIC
Packing
25 per tube
800 per reel
1000 per reel
25 per tube
1000 per reel
25 per tube
800 per reel
800 per reel
1000 per reel
1000 per reel
Ambient Temperature
(°C)
–20 to 85
–40 to 85
–40 to 125
is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice
has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new
design applications because of obsolescence in the near future. Samples are no longer available. Status date change November 2, 2009.
Deadline for receipt of LAST TIME BUY orders is April 30, 2010.
Absolute Maximum Ratings
Characteristic
Supply Voltage
Input Voltage Range
Output Voltage
Overcurrent-Protected Output Voltage
Output Current
Symbol
V
CC
V
IN
, V
EN
V
OUT
V
OUT(P)
I
OUT
Outputs are peak current limited at approxi-
mately 1.0 A per driver. See Circuit Description
and Application section for further information.
Range K
Operating Ambient Temperature
Maximum Junction Temperature
Storage Temperature
T
A
T
J
(max)
T
stg
Range N
Range Q
Notes
Rating
7
7
60
25
1.0
–40 to 125
–20 to 85
–40 to 85
150
–55 to 150
Units
V
V
V
V
A
ºC
ºC
ºC
ºC
ºC
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
2
2559
Protected Quad Power Driver
Pin-out Diagrams
Package B
Package LB
OUT
4
K
OUT
3
GROUND
GROUND
OUT
2
K
OUT
1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
IN
4
IN
3
ENABLE
GROUND
GROUND
V
CC
IN
2
IN
1
OUT
4
K
OUT
3
GROUND
GROUND
OUT
2
K
OUT
1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
IN
4
IN
3
ENABLE
GROUND
GROUND
V
CC
IN
2
IN
1
Dwg. PP-017-1
Dwg. PP-017-6
Package EB
NO
CONNECTION
IN
1
K
IN
2
27
NC
GROUND
5
6
7
8
9
10
GROUND
11
NC
V
CC
25
24
23
22
21
20
19
GROUND
GROUND
15
12
13
14
16
28
NO
CONNECTION
OUT
4
OUT
3
IN
4
IN
3
K
17
SUPPLY
18
26
4
2
3
1
ENABLE
OUT
2
OUT
1
Dwg. PP-019-1
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
3
2559
Protected Quad Power Driver
Thermal Characteristics
Characteristic
Symbol
Test Conditions*
Package B, 2-layer PCB with 0.5 in.
2
exposed copper each side
Package Thermal Resistance
R
θJA
Package EB, 1-layer PCB with copper limited to solder pads
Package LB, 1-layer PCB with copper limited to solder pads
*Additional thermal information available on the Allegro website
Value Units
43
36
90
ºC/W
ºC/W
ºC/W
P
D
= (V
OUT1
x I
OUT1
x dc) + … + (V
OUTn
x I
OUTn
x dc)
+ (V
CC
x I
CC
) = (T
J
- T
A
)/R
JA
Copyright © 1995, 2002 Allegro MicroSystems, Inc.
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
4
2559
Protected Quad Power Driver
ELECTRICAL CHARACTERISTICS at T
A
= +25°C (prefix ‘UDN’) or over operating
temperature range (prefix ‘UDK’ or ‘UDQ’), V
CC
= 4.75 V to 5.25 V
Limits
Characteristic
Output Leakage Current
Symbol
I
CEX
Test Conditions
V
OUT
= 50 V, V
IN
= 0.8 V, V
EN
= 2.0 V
V
OUT
= 50 V, V
IN
= 2.0 V, V
EN
= 0.8 V
Output Sustaining Voltage
Output Saturation Voltage
V
OUT(SUS)
V
OUT(SAT)
I
OUT
= 100 mA, V
IN
= V
EN
= 0.8 V
All Devices, I
OUT
= 100 mA
All Devices, I
OUT
= 400 mA
B or EB package only, I
OUT
= 600 mA
Over-Current Trip
Input Voltage
I
TRIP
Logic 1
Logic 0
Input Current
Logic 1
Logic 0
Total Supply Current*
I
CC
V
IN(1)
or V
EN(1)
V
IN(0)
or V
EN(0)
V
IN(1)
or V
EN(1)
= 2.0 V
V
IN(0)
or V
EN(0)
= 0.8 V
All Outputs ON, V
IN
= V
EN
= 2.0 V
All Outputs OFF
Clamp Diode Forward Voltage
V
F
I
F
= 1.0 A
I
F
= 1.5 A
Clamp Diode Leakage Current
Turn-On Delay
I
R
t
PHL
t
PLH
Thermal Limit
T
J
V
R
= 50 V, D
1
+ D
2
or D
3
+ D
4
I
OUT
= 500 mA
I
OUT
= 500 mA
Min.
—
—
40
—
—
—
—
2.0
—
—
—
—
—
—
—
—
—
—
—
Typ.
<1.0
<1.0
—
—
—
—
1.0
—
—
—
—
—
—
—
—
—
—
—
165
Max.
100
100
—
300
500
700
—
—
0.8
40
-10
80
5.0
1.7
2.1
50
20
20
—
Units
μA
μA
V
mV
mV
mV
A
V
V
μA
μA
mA
mA
V
V
μA
μs
μs
°C
Typical Data is for design information only.
Negative current is defined as coming out of (sourcing) the specified terminal.
As used here, -100 is defined as greater than +10 (absolute magnitude convention) and the minimum is implicitly zero.
* All inputs simultaneously, all other tests are performed with each input tested separately.
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
5
京公网安备 11010802033920号
EEWORLD
