EEWORLDEEWORLDEEWORLD

Part Number

Search

PR135A21643CWGT3

Description
Array/Network Resistor, Isolated, Thin Film, 0.125W, 164000ohm, 75V, 0.25% +/-Tol, -10,10ppm/Cel, 1107,
CategoryPassive components    The resistor   
File Size83KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PR135A21643CWGT3 Overview

Array/Network Resistor, Isolated, Thin Film, 0.125W, 164000ohm, 75V, 0.25% +/-Tol, -10,10ppm/Cel, 1107,

PR135A21643CWGT3 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid706967556
Reach Compliance Codeunknown
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.1
structureChip
JESD-609 codee4
Network TypeIsolated
Number of terminals4
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.381 mm
Package length2.707 mm
Package formSMT
Package width1.828 mm
method of packingTR
Rated power dissipation(P)0.125 W
resistance164000 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPR135
size code1107
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Tolerance0.25%
Operating Voltage75 V
PR100, PR135, PR182
www.vishay.com
Vishay Dale Thin Film
High Precision Resistor Thin Film Network,
Surface Mount Leadless Arrays
FEATURES
• Gold terminations over nickel barrier
• High stability passivated nichrome resistive layer
• Tight TCR (10 ppm/°C) and TCR tracking
(to 2 ppm/°C)
Product may not
be to scale
• Very low noise and voltage coefficient < - 30 dB,
0.1 ppm/V typical
• Ratio tolerance to 0.02 %
• Material categorization: For definitions of compliance
please see
www.vishay.com/doc?99912
PR arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 2 ppm/°C TCR tracking, a ratio tolerance as tight as
0.02 % and outstanding stability. They are available in
1 mm, 1.35 mm and 1.82 mm pitch.
SCHEMATIC
Schematic A: Independent Resistors
Electrical Diagram
R
1
R
2
R
7
R
8
Number of Resistors: 2 to 8
R
1
= R
2
= .... R
8
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Pin/Lead Number
Resistance Range
TCR: Absolute
TCR: Tracking
Tolerance: Absolute
Tolerance: Ratio
Power Rating: Resistor
Power Rating: Package
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Thermal EMF
Shelf Life Stability: Absolute
Shelf Life Stability: Ratio
Revision: 08-Jan-13
SPECIFICATIONS
Passivated nichrome
-
100
to 200 k (PR100)
100
to 300 k (PR135)
100
to 1 M (PR182)
± 10 ppm/°C
± 2 ppm/°C
± 0.1 % to ± 10 %
± 0.02 % to ± 0.1 %
100 mW (PR100)
125 mW (PR135)
200 mW (PR182)
-
-
-
0.1 ppm/V
35 V (PR100)
75 V (PR135)
100 V (PR182)
- 55 °C to + 125 °C
- 55 °C to + 150 °C
- 30 dB
-
-
-
CONDITIONS
-
-
-
- 55 °C to + 125 °C
- 55 °C to + 125 °C
-
-
At + 70 °C
-
-
-
-
-
-
-
-
-
-
-
Document Number: 53039
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Navigation maintenance methods explained_Machine maintenance techniques overview_Wang Gong navigation maintenance learning
[align=center][b]Explanation of various methods of navigation maintenance[/b][b]_[/b][b]Wang Gong navigation maintenance learning[/b][/align][align=center][b] [/b][/align][align=left] As a person with...
wang050389 Automotive Electronics
Introduction to PLD/FPGA structure and principles
[indent][align=left][color=#000066][b]1. PLD structure based on product term[/b][/color][/align] [align=left]PLD chips using this structure include: Altera's MAX7000, MAX3000 series (EEPROM process), ...
eeleader FPGA/CPLD
【CN0075】Building a USB-Based Temperature Monitor Using a Precision Analog Microcontroller
CIRCUIT FUNCTION AND BENEFITS This circuit shows how to use the precision analog microcontroller ADuC7061 in a precision RTD temperature monitoring application. The ADuC7061 integrates dual 24-bit Σ-Δ...
EEWORLD社区 ADI Reference Circuit
How to customize the IP address of the user device in XPS
The bus interface in the system component panel shows the interconnection relationship between the bus, processor and IP. Therefore, any IP created by the user must adapt to the generated system. To m...
babyfly_blue FPGA/CPLD
Problem with SPLL (MATLAB)
The attached picture is my SPLL model. I have some questions. When the output of the integrator reaches 2PI, the integrator is reset to zero. How should I modify this model? Also, how should I discret...
kata Microcontroller MCU
What is the difference between tAC and tHZ of SDRAM?
What is the difference between tAC and tHZ of SDRAM?...
蓝猫淘气 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 106  83  895  344  612  3  2  19  7  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号